{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:02:03Z","timestamp":1785182523784,"version":"3.55.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253183","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"55-66","source":"Crossref","is-referenced-by-count":69,"title":["Distance associativity for high-performance energy-efficient non-uniform cache architectures"],"prefix":"10.1109","author":[{"given":"Z.","family":"Chishti","sequence":"first","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.D.","family":"Powell","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.N.","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Performance-directed memory hierarchy design","author":"przybylski","year":"1988","journal-title":"Technical Report 366"},{"key":"ref11","article-title":"Cacti 3.0: An integrated cache timing, power and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.802354"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref3","article-title":"Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor","volume":"7","author":"edmondson","year":"1995","journal-title":"Digital Technical Journal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604734"},{"key":"ref5","first-page":"107","article-title":"A fully associative software-managed cache design","author":"hallnor","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253183.pdf?arnumber=1253183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:08:08Z","timestamp":1785179288000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253183","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}