{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:03:44Z","timestamp":1785182624488,"version":"3.55.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253184","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"67-78","source":"Crossref","is-referenced-by-count":1,"title":["Near-optimal precharging in high-performance nanoscale CMOS caches"],"prefix":"10.1109","author":[{"family":"Se-Hyun Yang","sequence":"first","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Falsafi","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref11","first-page":"14","article-title":"The optimal logic depth per pipeline stage is 6 to 8 F04 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proceedings of the 29th annual international symposium on Computer architecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref13","first-page":"219","author":"kim","year":"2002","journal-title":"Proc 35th Ann IEEE\/ACM Int l Symp Microarchitecture (MICRO-35)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339685"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref18","article-title":"Cacti 3.0: An integrated cache timing, power, and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report 2001 2"},{"key":"ref19","article-title":"An enhanced access and cycle time model for on-chip caches","author":"wilton","year":"1994","journal-title":"Technical Report 93\/5"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref6","article-title":"Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor","volume":"7","author":"edmondson","year":"1995","journal-title":"Digital Technical Journal"},{"key":"ref5","article-title":"Design of High-Performance Microprocessor Circuits","author":"chandrakasan","year":"2001","journal-title":"IEEE Press"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545231","article-title":"Dynamic fine-grain leakage reduction using leakage-biased bitlines","author":"heo","year":"2002","journal-title":"Proceedings of the 29th annual international symposium on Computer architecture"},{"key":"ref7","first-page":"176","article-title":"A 600-mhz superscalar rise microprocessor with out-of-order execution","author":"gieseke","year":"1997","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.475708"},{"key":"ref1","first-page":"248","author":"albonesi","year":"1999","journal-title":"Selective Cache Ways On-Demand Cache Resource Allocation"},{"key":"ref9","article-title":"The microarchitecture of the pentium 4 processor","author":"hinton","year":"0","journal-title":"Intel Technology Journal 2001"},{"key":"ref20","article-title":"Gated precharging: Using temporal locality of subarrays to save deep-submicron cache energy","author":"yang","year":"2002","journal-title":"Proceedings of Workshop on Complexity-Effective Design held in conjunction with the 29th International Symposium on Computer Architecture (ISCA-29)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995706"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253184.pdf?arnumber=1253184","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:13:56Z","timestamp":1785179636000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253184\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253184","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}