{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:04:19Z","timestamp":1771704259559,"version":"3.50.1"},"reference-count":40,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253185","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"81-92","source":"Crossref","is-referenced-by-count":293,"title":["Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction"],"prefix":"10.1109","author":[{"given":"R.","family":"Kumar","sequence":"first","affiliation":[]},{"given":"K.I.","family":"Farkas","sequence":"additional","affiliation":[]},{"given":"N.P.","family":"Jouppi","sequence":"additional","affiliation":[]},{"given":"P.","family":"Ranganathan","sequence":"additional","affiliation":[]},{"given":"D.M.","family":"Tullsen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"ref38","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref33","article-title":"The quest for ultra-low energy computation opportunities for architectures exploiting low-current devices","author":"rabaey","year":"2000"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280790"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"key":"ref30","article-title":"Designers cut fresh paths to parallelism","author":"merritt","year":"1999","journal-title":"EE Times"},{"key":"ref37","article-title":"CACTI 3.0: An integrated cache timing, power and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report 2001\/2 Compaq Computer Corporation"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605403","article-title":"Automatically characterizing large-scale program behav-ior","author":"sherwood","year":"2002","journal-title":"International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref35","article-title":"Time varying behavior of pro-grams","author":"sherwood","year":"1999","journal-title":"UC San Diego Tech Rep UCSD-CS99-630"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref10","article-title":"Compaq chooses SMT for Alpha","volume":"13","author":"diefendorff","year":"1999","journal-title":"Microprocessor Report"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/505306.505313"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.165336"},{"key":"ref12","article-title":"EV8: The Post-ultimate Alpha","author":"emer","year":"2001","journal-title":"PACT Keynote Address"},{"key":"ref13","article-title":"Reducing power consumption of the issue logic","author":"folegnani","year":"2000","journal-title":"Workshop on Complexity-Effective Design"},{"key":"ref14","article-title":"Using IPC variation in workloads with externally specified rates to reduce power consumption","author":"ghiasi","year":"2000","journal-title":"Workshop on Complexity Effective Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585323"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/215530.215546"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694768"},{"key":"ref18","article-title":"Managing the Impact of Increasing Microprocessor Power Con-sumption","author":"gunther","year":"2001","journal-title":"Intel Technology Journal 1st quarter"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/279361.279377","article-title":"Pipeline gating: Speculation control for energy reduction","author":"manne","year":"1998","journal-title":"International Symposium on Computer Architecture"},{"key":"ref4","article-title":"Hardware Reference Manual. Compaq Corporation","year":"1998","journal-title":"The Alpha 21264 Microprocessor"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.6"},{"key":"ref3","article-title":"Hardware Reference Manual. Digital Equipment Corporation","year":"1998","journal-title":"Alpha 21164 Microprocessor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"ref29","article-title":"Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors","author":"maro","year":"2000","journal-title":"Workshop on Power-Aware Computer Systems"},{"key":"ref5","year":"2000","journal-title":"Intel Pentium 4 Processor in the 423-pin Package Thermal Design Guidelines"},{"key":"ref8","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref7","article-title":"A 300-MHz 64-b quad-issue CMOS mi-croprocessor","author":"bowhill","year":"1995","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref2","article-title":"Hardware Reference Manual. Digital Equipment Corporation","year":"1992","journal-title":"Alpha 21064 and Alpha 21064A"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.983942"},{"key":"ref1","year":"2002","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945389"},{"key":"ref21","article-title":"Power-performance exaluation of globally-asynchronous, locally-synchronous proces-sors","author":"iyer","year":"2001","journal-title":"International Symposium on Computer Architecture"},{"key":"ref24","article-title":"Implementation of an Alpha Microprocessor in SOL","author":"kowaleski","year":"2003","journal-title":"95 ISSCC Digest of Tecnical Papers"},{"key":"ref23","article-title":"Trends in high-performance microprocessor design","author":"klauser","year":"2001","journal-title":"Telematik-2001"},{"key":"ref26","article-title":"A multi-core approach to addressing the energy-complexity problem in microprocessors","author":"kumar","year":"2003","journal-title":"Workshop on Complexity-Effective Design"},{"key":"ref25","article-title":"The HP PA-8000 RISC CPU","author":"kumar","year":"1996","journal-title":"Hot Chips VIII"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253185.pdf?arnumber=1253185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:27Z","timestamp":1497595947000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253185","relation":{},"subject":[]}}