{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:03:24Z","timestamp":1785182604149,"version":"3.55.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253188","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"117-125","source":"Crossref","is-referenced-by-count":27,"title":["Optimum power\/performance pipeline depth"],"prefix":"10.1109","author":[{"given":"A.","family":"Hartstein","sequence":"first","affiliation":[{"name":"IBM Thomas J. Watson Research Center","place":["Yorktown Heights, NY, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.R.","family":"Puzak","sequence":"additional","affiliation":[{"name":"IBM Thomas J. Watson Research Center","place":["Yorktown Heights, NY, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676981"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1145\/342001.339691","article-title":"Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures","author":"agarwal","year":"2000","journal-title":"Proc 27th Annu Int Symp Computer Architecture"},{"key":"ref10","first-page":"26","article-title":"Power-aware microarchitecture: design and modeling challenges for the next-generation microprocessors","author":"brooks","year":"2000","journal-title":"IEEE Micro 20"},{"key":"ref6","first-page":"14","article-title":"The optimal logic depth per pipeline stage is 6 to 8 F04 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proc 29th Annu Int Symp Computer Architecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176261"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90064-V"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.782563"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17403"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253188.pdf?arnumber=1253188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:12:13Z","timestamp":1785179533000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253188","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}