{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T00:05:11Z","timestamp":1783641911578,"version":"3.55.0"},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253191","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"151-162","source":"Crossref","is-referenced-by-count":20,"title":["Scaling and characterizing database workloads: bridging the gap between research and practice"],"prefix":"10.1109","author":[{"given":"R.","family":"Hankins","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Diep","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Annavaram","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Hirano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Eri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Nueckel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.P.","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.385.0555"},{"key":"ref11","article-title":"Power4: A Dual-CPU Processor Chip","author":"kahle","year":"1999","journal-title":"Microprocessor Forum"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694759"},{"key":"ref13","article-title":"Modern Processor Design: Fundamentals of Superscalar Processors","author":"shen","year":"2002","journal-title":"McGraw Hill"},{"key":"ref14","article-title":"The IA-32 Intel® Architecture Software Developer's Manual","volume":"3","year":"0","journal-title":"System Programming Guide"},{"key":"ref15","year":"0","journal-title":"Intel VTune Performance Analyzer"},{"key":"ref16","article-title":"The Intel Xeon Processor MP Product Overview","year":"0"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224078"},{"key":"ref4","first-page":"51","article-title":"Analyzing Performance Characteristics of OLTP Cached Workloads by Linear Interpolation","author":"diep","year":"2003","journal-title":"Workshop Computer Architecture Evaluation Using Commercial Workloads"},{"key":"ref3","first-page":"242","article-title":"Branch Behavior of a Commercial OLTP Workload on Intel IA32 Processors","author":"annavaram","year":"2001","journal-title":"Proceedings of the International Conference on Computer Design"},{"key":"ref6","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288161"},{"key":"ref7","first-page":"3","article-title":"Impact of Chip-Level Integration on Performance of OLTP Workloads","author":"barroso","year":"2000","journal-title":"Proceedings of the 6th International Symposium on High-Performance Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183520"},{"key":"ref1","first-page":"266","article-title":"DBMSs on a Modern Processor: Where Does Time Go?","author":"ailamaki","year":"1999","journal-title":"Proceedings of the 25th International Conference on Very Large Data Bases"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694761"},{"key":"ref20","year":"2000","journal-title":"Standard Performance Council The SPEC95 CPU Benchmark Suite"},{"key":"ref22","author":"hankins","year":"2003","journal-title":"Comparing and Contrasting OLTP Workload Scaling on IA32 and IPF"},{"key":"ref21","article-title":"The impact of Hardware and Software Configuration on Computer Architecture Performance Evaluation","author":"keeton","year":"0","journal-title":"Workshop Computer Architecture Evaluation Using Commercial Workloads"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253191.pdf?arnumber=1253191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:34:21Z","timestamp":1489440861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253191","relation":{},"subject":[]}}