{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:29:19Z","timestamp":1780356559112,"version":"3.54.1"},"reference-count":39,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253198","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"228-239","source":"Crossref","is-referenced-by-count":29,"title":["Using interaction costs for microarchitectural bottleneck analysis"],"prefix":"10.1109","author":[{"given":"B.A.","family":"Fields","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Bodik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.D.","family":"Hill","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.J.","family":"Newburn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","DOI":"10.1145\/369028.369059","article-title":"Performance analysis using the MIPS RI0000 performance counters","author":"zagha","year":"1996","journal-title":"Supercomputing '96"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183546"},{"key":"ref33","author":"srinivasan","year":"2001","journal-title":"28th International Symposium on Computer Architecture"},{"key":"ref32","author":"sprunt","year":"2002","journal-title":"IEEE Micro"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106008"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"ref35","article-title":"A scalable approach to thread-level speculation","author":"gregory","year":"2000","journal-title":"27th international symposium on computer architecture"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742777"},{"key":"ref10","article-title":"Performance characterization of a hardware mechanism for dynamic optimization","author":"fahs","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003561","article-title":"Slack: Maximizing performance under technological constraints","author":"fields","year":"2002","journal-title":"29th International Symposium on Computer Architecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1126\/science.7542800"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref16","author":"hennessy","year":"2002","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003558","article-title":"The optimal logic depth per pipeline stage is 6 to 8 F04 inverter delays","author":"hrishikesh","year":"2002","journal-title":"29th International Symposium on Computer Architecture"},{"key":"ref18","article-title":"The Art of Cumpter Systems Performance Analysis","author":"jain","year":"1991","journal-title":"Wiley Professional computing"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"ref28","author":"seng","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165155"},{"key":"ref6","article-title":"Dynamic instruction scheduling slack","author":"casmira","year":"2000","journal-title":"Proceedings of the Kool Chips Workshop in Conjunction with MICRO-33"},{"key":"ref29","author":"seng","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"ref8","article-title":"Intel Pentium 4 processor manual","year":"2003"},{"key":"ref7","article-title":"Intel Itanium 2 processor reference manual for software development and optimization","year":"2003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645821"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569611"},{"key":"ref22","author":"rajwar","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694786"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291067"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995707"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/605397.605413","article-title":"Joint local and global hardware adaptations for energy","author":"sasanka","year":"2002","journal-title":"10th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref25","author":"rosenblum","year":"1995","journal-title":"Symposium on Operating Systems Principles"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253198.pdf?arnumber=1253198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:32:06Z","timestamp":1497583926000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253198","relation":{},"subject":[]}}