{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:03:21Z","timestamp":1785182601282,"version":"3.55.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253200","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"253-264","source":"Crossref","is-referenced-by-count":18,"title":["Hardware support for control transfers in code caches"],"prefix":"10.1109","author":[{"given":"H.-S.","family":"Kim","sequence":"first","affiliation":[{"name":"University of Wisconsin","place":["Madison, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.E.","family":"Smith","sequence":"additional","affiliation":[{"name":"University of Wisconsin","place":["Madison, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref32","article-title":"UltraSPARC IIIi Processor","author":"microsystems","year":"2003"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/2.214441"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191531"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/2.825695"},{"key":"ref36","first-page":"68","article-title":"Embra: Fast and Flexible Machine Simulation","author":"witchel","year":"1996","journal-title":"Measurement and Modeling of Computer Systems"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/504282.504295"},{"key":"ref34","article-title":"Optimizing Hot Paths in a Dynamic Binary Translator","author":"ung","year":"2000","journal-title":"Workshop on Binary Translation"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/12.931892","article-title":"Dynamic Binary Translation and Optimization","volume":"50","author":"kemal","year":"2001","journal-title":"IEEE Trans Computers"},{"key":"ref11","first-page":"403","article-title":"The Behavior of Efficient Virtual Machine Interpreters on Modern Architectures","author":"anton ertl","year":"2001","journal-title":"Proc European Conf Parallel Computing"},{"key":"ref12","first-page":"16","article-title":"Performance Characterization of a Hardware Mechanism for Dynamic Optimization","author":"brian","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref13","article-title":"Method and Apparatus for Determining Branch Addresses in Programs Generated by Binary Translation","author":"gschwind","year":"1998","journal-title":"IBM Disclosures YOR819980334"},{"key":"ref14","article-title":"Method and Apparatus for Rapid Return Address Computation in Binary Translation","author":"gschwind","year":"1998","journal-title":"IBM Disclosures YOR819980410"},{"key":"ref15","article-title":"Transmeta Breaks x86 Low-Power Barrier","author":"halfhill","year":"2000","journal-title":"Microprocessor Report"},{"key":"ref16","article-title":"PA-RISC 8x00 Family of Microprocessors with Focus on PA-8700","year":"0","journal-title":"Hewlett Packard Journal"},{"key":"ref17","article-title":"The Microarchitecture of the Pentium 4 Processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal Q1"},{"key":"ref18","first-page":"3","article-title":"Digital FX!32: Combining Emulation and Binary Translation","volume":"9","author":"hookway","year":"1997","journal-title":"Digital Technical Journal"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1007\/BF01205185","article-title":"The Super-block: An Effective Technique for VLIW and Superscalar Compilation","author":"hwu","year":"1993","journal-title":"The Journal of Supercomputing"},{"key":"ref28","first-page":"189","article-title":"The Effect of Code Reordering on Branch Prediction","author":"alex","year":"2000","journal-title":"Proc 9th Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref4","article-title":"Design and Implementation of a Dynamic Optimization Framework for Windows","author":"bruening","year":"2001","journal-title":"4th Workshop Feedback-Directed and Dynamic Optimization"},{"key":"ref27","first-page":"59","article-title":"A hardware mechanism for dynamic extraction and relayout of program hot spots","author":"merten","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191552"},{"key":"ref6","article-title":"The SimpleScalar Toolset, Version 2.0","author":"burger","year":"1997","journal-title":"Technical Report CS-TR-97–1342"},{"key":"ref29","first-page":"24","article-title":"Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching","author":"eric","year":"1996","journal-title":"Proc 29th Intl Symp on Microarchitecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191551"},{"key":"ref8","article-title":"Wiggins\/Redstone: An Online Program Specializer","author":"deaver","year":"1999","journal-title":"The 11th HotChips Symposim"},{"key":"ref7","article-title":"Mojo: A Dynamic Optimization System","author":"chen","year":"2000","journal-title":"Proc 3rd Workshop on Feedback-Directed and Dynamic Optimization"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"ref9","first-page":"257","article-title":"DELI: A New Run-Time Control Point","author":"giuseppe","year":"2002","journal-title":"Proc 35th Int Symp Microarchitecture"},{"key":"ref1","article-title":"BOA: The Architecture of a Binary Translation Processor","author":"altman","year":"2000","journal-title":"IBM Research Report RC"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/MICRO.2000.898059","article-title":"The Impact of Delay on the Design of Branch Predictors","author":"jimenez","year":"2000","journal-title":"Proc of the 33rd Int Symp on Microarchitecture"},{"key":"ref22","article-title":"Memory Controller for a Microprocessor for Detecting a Failure of Speculation on the Physical Nature of a Component Being Addressed","author":"kelly","year":"1998"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021597"},{"key":"ref24","first-page":"25","article-title":"Dynamic Binary Translation for Accumulator-Oriented Architectures","author":"kim","year":"2003","journal-title":"Int Symp Code Generation and Optimization"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1007\/BF01205182","article-title":"The Multiflow Trace Scheduling Compiler","author":"geoffrey lowney","year":"1993","journal-title":"The Journal of Supercomputing"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291039"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253200.pdf?arnumber=1253200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:10:08Z","timestamp":1785179408000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253200\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253200","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}