{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:05:50Z","timestamp":1761645950033},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253201","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T20:11:16Z","timestamp":1085515876000},"page":"265-276","source":"Crossref","is-referenced-by-count":44,"title":["Exploiting value locality in physical register files"],"prefix":"10.1109","author":[{"given":"S.","family":"Balakrishnan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.S.","family":"Sohi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809456"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377859"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/55364.55398"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552666"},{"key":"ref4","first-page":"180","article-title":"A VLIW architecture for a trace scheduling compiler","author":"colwell","year":"1987","journal-title":"Proc Int l Conf Architectural Support for Programming Languages and Operating Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref5","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501172"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717457"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"},{"key":"ref20","first-page":"258","article-title":"Frequent value compression in data caches","author":"yang","year":"2000","journal-title":"Proc 33rd Int Symp Microarch"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859656"},{"key":"ref21","first-page":"307","article-title":"Caching processor general registers","author":"yung","year":"1995","journal-title":"Proc of the Intl Conf on Computer Design"}],"event":{"name":"36th International Symposium on Microarchitecture","acronym":"MICRO-03","location":"San Diego, CA, USA"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253201.pdf?arnumber=1253201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:57:22Z","timestamp":1489456642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253201","relation":{},"subject":[]}}