{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:22:55Z","timestamp":1787012575335,"version":"build-2736575974"},"reference-count":54,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253203","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"291-302","source":"Crossref","is-referenced-by-count":132,"title":["WaveScalar"],"prefix":"10.1109","author":[{"given":"S.","family":"Swanson","sequence":"first","affiliation":[{"name":"University of Washington"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Michelson","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Schwerin","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Oskin","sequence":"additional","affiliation":[{"name":"University of Washington"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106990"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93578"},{"key":"ref33","article-title":"The FOOL programming language: Integrating single-assignment and object-oriented paradigms","author":"murer","year":"1992","journal-title":"Proc European Workshop Parallel Computing"},{"key":"ref32","article-title":"SisaI90","author":"feo","year":"1995","journal-title":"High Performance Functional Computing"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"ref30","article-title":"The parallel programming language Id and its compilation for parallel machines","author":"nikhil","year":"1990","journal-title":"Workshop on Mazzive Paralleism Hardware Programming and Applications"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1980.1653418"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/357153.357157"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/359636.359715"},{"key":"ref34","article-title":"First version data flow procedure language","author":"dennis","year":"1991","journal-title":"Tech Rep MAC TM61 MIT Laboratory for Computer Science"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325117"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714522"},{"key":"ref29","article-title":"Two fundamental limits on dataflow multiprocessing","author":"culler","year":"1993","journal-title":"IFIP Working Group (Concurrent Systems) Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism"},{"key":"ref2","article-title":"DIVA: A reliable substrate for deep Sub-micron microarchitecture design","author":"austin","year":"1999","journal-title":"International Symposium on Microarchitecture"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.2259"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/800094.803050"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802448"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17383"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714523"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801661"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2465.2468"},{"key":"ref50","article-title":"Media bench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"International Symposium on Microarchitecture"},{"key":"ref51","author":"press","year":"1992","journal-title":"Numerical Recipes in C The Art of Scientific Computing"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/859716.859720"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5223"},{"key":"ref52","first-page":"2002","article-title":"Personal communication with doug burger and steve keckler","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"ref11","article-title":"Introduction: Special issue on microprocessor verification","author":"hunt","year":"2002","journal-title":"Formal Methods in System Design"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"ref12","article-title":"Digital 21264 sets new standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref13","article-title":"Map-ca datasheet","year":"2001","journal-title":"Equator Technologies"},{"key":"ref14","article-title":"Intel Itanium processor core","author":"sharangpani","year":"2000","journal-title":"Hot Chips"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545224","article-title":"An instruction set and microarchitecture for instruction level distributed processors","author":"kim","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859645"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1145\/146628.139702","article-title":"Limits of control flow on parallelism","author":"lam","year":"1992","journal-title":"International Symposium on Computer Architecture"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref3","article-title":"A design space evaluation of grid processor architectures","author":"nagarajan","year":"2001","journal-title":"International Symposium on Microarchitecture"},{"key":"ref6","article-title":"A preliminary architecture for a basic dataflow processor","author":"dennis","year":"1975","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref5","article-title":"Smart memories: A modular reconfigurable architecture","author":"mai","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675682"},{"key":"ref7","author":"veen","year":"1980","journal-title":"The Misconstrued Semicolon Reconciling Imperative Languages and Dataflow Machines"},{"key":"ref49","article-title":"Spec CPU 2000 benchmark specifications","year":"2000","journal-title":"SPRC 2000 Benchmark Release"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261386"},{"key":"ref46","article-title":"Configuration by combustion: Online simulated annealing for dynamic hardware configuration","author":"swanson","year":"2002","journal-title":"ASPLOS Wild and Crazy Idea Session'98"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/12.509907"},{"key":"ref48","article-title":"Combining Branch Predictors","author":"mcfarling","year":"1993","journal-title":"Tech Rep TN-36 Digital Equipment Corperation"},{"key":"ref47","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545218","article-title":"The optimal useful logic depth per pipeline stage is 6–8 f04","author":"hrishikesh","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/115372.115320"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253203.pdf?arnumber=1253203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:10:14Z","timestamp":1785179414000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253203","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}