{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T20:02:10Z","timestamp":1785182530805,"version":"3.55.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253206","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"326-335","source":"Crossref","is-referenced-by-count":11,"title":["Instruction replication for clustered microarchitectures"],"prefix":"10.1109","author":[{"given":"A.","family":"Aleta","sequence":"first","affiliation":[{"name":"UPC","place":["Barcelona, Spain"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.M.","family":"Codina","sequence":"additional","affiliation":[{"name":"UPC","place":["Barcelona, Spain"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Kaeli","sequence":"additional","affiliation":[{"name":"Northeastern University","place":["Boston, MA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.820055"},{"key":"ref11","article-title":"MAPI000 unfolds at Equator","volume":"12","author":"glaskowsky","year":"1998","journal-title":"Microprocessor Report"},{"key":"ref12","article-title":"The Chaco User's Guide version 2.0, Tech. ReportSAND95-2344","author":"hendrickson","year":"1995","journal-title":"Sandia National Labs Albuquerque"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref14","article-title":"Analysis of Multilevel Graph Partitioning","author":"karpis","year":"1995","journal-title":"Proc 7th Int Conf Supercomputing"},{"key":"ref15","article-title":"Metis: A Software Package for Partitioning Unstructured Graphs, Partitioning Meshes and Computing Fill-Reducing Orderings of Sparse Matrices","author":"karpis","year":"1998"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/52.1991"},{"key":"ref17","first-page":"1","article-title":"Value Cloning For Architectures with Partitioned Register Banks","author":"kuras","year":"1998","journal-title":"Workshop on Compiler and Architecture Support for Embedded Systems"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.1996.554030","article-title":"Swing Modulo Scheduling","author":"llosa","year":"1996","journal-title":"Proc Conf Parallel Architectures and Compilation Techniques (PACT '96)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.2000.874652"},{"key":"ref4","article-title":"Ictineo: A Tool for Research on ILP","author":"ayguad\u00e9","year":"1996","journal-title":"Supercomputing 96"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238001"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/0096-0551(81)90048-5"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/143095.143143"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514208"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220595"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106027"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991114","article-title":"Graph-Partitioning Based Instruction Scheduling for Clustered Processors","author":"alet\u00e0","year":"2001","journal-title":"Proc 34th Int l Symp Microarchitecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854391"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1014192.802449"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2000.876173"},{"key":"ref21","article-title":"Iterative Modulo Scheduling","author":"rau","year":"1995"},{"key":"ref23","article-title":"TMS320C62x\/67x CPU and Instruction Set Reference Guide","year":"1998","journal-title":"Texas Instruments Inc"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253206.pdf?arnumber=1253206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:11:19Z","timestamp":1785179479000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253206","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}