{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:11:09Z","timestamp":1773148269028,"version":"3.50.1"},"reference-count":43,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253210","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"361-372","source":"Crossref","is-referenced-by-count":14,"title":["IPStash: a power-efficient memory architecture for IP-lookup"],"prefix":"10.1109","author":[{"given":"S.","family":"Kaxiras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Keramidas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/296502.296503"},{"key":"ref38","year":"0"},{"key":"ref33","year":"0","journal-title":"Passive Measurement and Analysis Project National Laboratory for Applied Network Research"},{"key":"ref32","article-title":"Locality and Route Caches","author":"partridge","year":"1996","journal-title":"NSF Workshop on Internet Statistics Measurement and Analysis"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/49.772439"},{"key":"ref30","year":"0","journal-title":"Network and Communications ICs"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"ref35","year":"0","journal-title":"RIPE Network Coordination Centre"},{"key":"ref34","article-title":"An Architecture for IP Address Allocation with CIDR","author":"rekhter","year":"1993","journal-title":"RFC 1518"},{"key":"ref10","first-page":"409","article-title":"Cache Memory Design for Network Processors","author":"chiueh","year":"1999","journal-title":"Proc High Performance Computer Architecture"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1999.830043"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1992.263523"},{"key":"ref12","year":"0","journal-title":"EZ-Chip Network Processors"},{"key":"ref13","first-page":"118","article-title":"Meeting Traffic Demands with Next-Generation Internet Infrastructure","volume":"18","author":"gallo","year":"2001","journal-title":"Lightwave"},{"key":"ref14","article-title":"Analyzing the Internet's BGP Routing Table","volume":"4","author":"huston","year":"2001","journal-title":"The Internet Protocol Journal"},{"key":"ref15","year":"0","journal-title":"IBM PowerNP Network Processors"},{"key":"ref16","year":"0","journal-title":"IDT"},{"key":"ref17","year":"0","journal-title":"Intel IXP2850 Network Processor"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0169-7552(90)90106-3"},{"key":"ref19","first-page":"364","article-title":"Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers","author":"jouppi","year":"0","journal-title":"ISCA-17"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2003.1208659"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1993.253403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2003.1208658"},{"key":"ref6","article-title":"Small Forwarding Tables for Fast Routing Lookups","author":"brodnik","year":"1997","journal-title":"ACM SIG-COMM"},{"key":"ref29","year":"0","journal-title":"Netlogic Microsystems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1998.776465"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.752164"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1991.147644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165153"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.752162"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/48012.48037","article-title":"Cache Performance of Operating Systems and Multiprogramming Work-loads","author":"agarwal","year":"1988","journal-title":"ACM Transactions on Computer Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2000.853719"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662939"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/90.731185"},{"key":"ref42","year":"0","journal-title":"Vitesse IQ2200"},{"key":"ref24","article-title":"Routing Prefix Caching in Network Processor Design","author":"liu","year":"2001","journal-title":"IEEE ICCCN2001"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.988690"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/633025.633027"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2003.1208657"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020003"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253210.pdf?arnumber=1253210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:32:07Z","timestamp":1497583927000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253210","relation":{},"subject":[]}}