{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T02:39:16Z","timestamp":1787711956165,"version":"build-2784847793"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253244","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"399-410","source":"Crossref","is-referenced-by-count":67,"title":["Scalable hardware memory disambiguation for high ILP processors"],"prefix":"10.1109","author":[{"given":"S.","family":"Sethumadhavan","sequence":"first","affiliation":[{"name":"Computer Architecture and Technology Laboratory"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Desikan","sequence":"additional","affiliation":[{"name":"University of Texas, Austin"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[{"name":"Computer Architecture and Technology Laboratory"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.R.","family":"Moore","sequence":"additional","affiliation":[{"name":"Computer Architecture and Technology Laboratory"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"Computer Architecture and Technology Laboratory"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","first-page":"22","article-title":"Performance potentials of compiler-directed data speculation","author":"wu","year":"2003","journal-title":"Proc of the 2003 IEEE Int'l Symp on Performance Analysis of Systems and Software"},{"key":"ref30","author":"thornton","year":"1970","journal-title":"Design of a Computer System the Control Data 6600"},{"key":"ref10","article-title":"System for store forwarding assigning load and store instructions to groups and reorder queues to keep track of program order","author":"feiste","year":"2002","journal-title":"U S Patent Application Number"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.509907"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195534"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/378795.378806"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"ref15","article-title":"Apparatus to dynamically control the out-of-order execution of load-store in-structions","author":"hesson","year":"1995","journal-title":"U S Patent Application Number"},{"key":"ref16","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"0","journal-title":"Intel Technology Journal Q1 2001"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.877947"},{"key":"ref18","article-title":"Store to load forwarding using a dependency link file","author":"hughes","year":"2003","journal-title":"U S Patent Application Number"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0054"},{"key":"ref27","author":"sites","year":"1992","journal-title":"Alpha Architecture Reference Model"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref29","first-page":"5","article-title":"POWER4 system microarchitecture","volume":"26","author":"tendler","year":"2001","journal-title":"IBM Journal of Research and Development"},{"key":"ref5","article-title":"Method, appartus, and system for maintaining processor ordering by checking load addresses of unretired load instructions against snooping store addresses","author":"chowdhury","year":"2000","journal-title":"U S Patent Application Number"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"ref2","article-title":"Scaling of mi-croarchitectural structures in future process technologies","author":"agarwal","year":"2000","journal-title":"Technical Report TR2000–02"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/90.851975"},{"key":"ref1","article-title":"Alpha 21264 microprocessor hardware reference manual","year":"1999","journal-title":"Compaq Computer Corporation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196114"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/18927.18917"},{"key":"ref23","article-title":"Apparatus for restraining over-eager load boosting in an out-of-order machine using a memory disambiguation buffer for determining depen-dencies","author":"panwar","year":"1999","journal-title":"U S Patent Application Number"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991108"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/514216.514219"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253244.pdf?arnumber=1253244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:07:53Z","timestamp":1785179273000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253244","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}