{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,26]],"date-time":"2026-08-26T02:36:45Z","timestamp":1787711805862,"version":"build-2784847793"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/micro.2003.1253245","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"411-422","source":"Crossref","is-referenced-by-count":60,"title":["Reducing design complexity of the load\/store queue"],"prefix":"10.1109","author":[{"given":"I.","family":"Park","sequence":"first","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Chong Liang Ooi","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.N.","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"Purdue University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref3","year":"2002","journal-title":"Compiler Write's Guide for the 21264\/21364"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref9","year":"1996","journal-title":"MIPS R10000 Microprocessor User's Manual Version 2 0"},{"key":"ref1","article-title":"Shared memory consistency models: A tutorial","author":"adve","year":"1995","journal-title":"Technical Report 9512 Department of Electrical and Computer Engineering"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","start":{"date-parts":[[2003,12,5]]},"end":{"date-parts":[[2003,12,5]]}},"container-title":["Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253245.pdf?arnumber=1253245","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,27]],"date-time":"2026-07-27T19:05:44Z","timestamp":1785179144000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1253245\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253245","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}