{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811958,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/micro.2003.1253246","type":"proceedings-article","created":{"date-parts":[[2004,5,25]],"date-time":"2004-05-25T16:11:16Z","timestamp":1085501476000},"page":"423-434","source":"Crossref","is-referenced-by-count":119,"title":["Checkpoint processing and recovery: towards scalable large instruction window processors"],"prefix":"10.1109","author":[{"given":"H.","family":"Akkary","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rajwar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.T.","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1997.584667"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/327070.327125"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145839"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref6","article-title":"The micro architecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref5","article-title":"Large virtual ROBs by processor checkpointing","author":"cristal","year":"2002","journal-title":"Technical Report UPC-DAC-2002-39"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30353"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176236"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"ref9","article-title":"A day in the life of a data cache miss","author":"karkhanis","year":"2002","journal-title":"Workshop on Memory Performance Issues"},{"key":"ref20","first-page":"137","article-title":"Two-level hierarchical register file organization for VLIW processors","author":"zalamea","year":"2000","journal-title":"Proc of the International Symposium on Mi-croarchitecture"}],"event":{"name":"36th International Symposium on Microarchitecture","location":"San Diego, CA, USA","acronym":"MICRO-03"},"container-title":["22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8876\/28039\/01253246.pdf?arnumber=1253246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:34:21Z","timestamp":1489440861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1253246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/micro.2003.1253246","relation":{},"subject":[]}}