{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,25]],"date-time":"2025-11-25T20:26:55Z","timestamp":1764102415358},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006,12]]},"DOI":"10.1109\/micro.2006.19","type":"proceedings-article","created":{"date-parts":[[2007,1,4]],"date-time":"2007-01-04T22:01:38Z","timestamp":1167948098000},"page":"480-491","source":"Crossref","is-referenced-by-count":107,"title":["Distributed Microarchitectural Protocols in the TRIPS Prototype Processor"],"prefix":"10.1109","author":[{"given":"Karthikeyan","family":"Sankaralingam","sequence":"first","affiliation":[]},{"given":"Ramadass","family":"Nagarajan","sequence":"additional","affiliation":[]},{"given":"Robert","family":"McDonald","sequence":"additional","affiliation":[]},{"given":"Rajagopalan","family":"Desikan","sequence":"additional","affiliation":[]},{"given":"Saurabh","family":"Drolia","sequence":"additional","affiliation":[]},{"given":"M.S.","family":"Govindan","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Gratz","sequence":"additional","affiliation":[]},{"given":"Divya","family":"Gulati","sequence":"additional","affiliation":[]},{"given":"Heather","family":"Hanson","sequence":"additional","affiliation":[]},{"given":"Changkyu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Haiming","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nitya","family":"Ranganathan","sequence":"additional","affiliation":[]},{"given":"Simha","family":"Sethumadhavan","sequence":"additional","affiliation":[]},{"given":"Sadia","family":"Sharif","sequence":"additional","affiliation":[]},{"given":"Premkishore","family":"Shivakumar","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Keckler","sequence":"additional","affiliation":[]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref14","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380858"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/642089.642111"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106990"},{"key":"ref8","first-page":"191","article-title":"Increasing the instruction fetch rate via block-structured instruction set architectures","author":"hao","year":"1996","journal-title":"International Symposium on Microarchitecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937434"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024396"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5222"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"ref22","first-page":"341","article-title":"Scalar operand networks: On-chip interconnect for ILP in partitioned architectures","author":"taylor","year":"2003","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"}],"event":{"name":"2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)","start":{"date-parts":[[2006,12,9]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2006,12,9]]}},"container-title":["2006 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO'06)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4041820\/4041821\/04041870.pdf?arnumber=4041870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T21:04:17Z","timestamp":1489611857000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4041870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,12]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/micro.2006.19","relation":{},"ISSN":["1072-4451"],"issn-type":[{"type":"print","value":"1072-4451"}],"subject":[],"published":{"date-parts":[[2006,12]]}}}