{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:53:21Z","timestamp":1742381601997,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771775","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"11-22","source":"Crossref","is-referenced-by-count":6,"title":["A distributed processor state management architecture for large-window processors"],"prefix":"10.1109","author":[{"given":"Isidro","family":"Gonzalez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Galluzzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Veidenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco A.","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231886"},{"key":"17","article-title":"simulation and modelling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"Int'l Ann Computer Measurement Group Conference"},{"key":"18","article-title":"branchtap: improving performance with very few checkpoints through adptive speculation control","author":"akl","year":"2006","journal-title":"Int'l Conference on Supercomputing"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.88"},{"key":"13","first-page":"1985","volume":"isca 12","author":"smith","year":"0","journal-title":"Implementation of precise interrupts in pipelined processors"},{"journal-title":"Standard Performance Evaluation Corporation","year":"2000","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"12","first-page":"2001","volume":"pact 10","author":"sherwood","year":"0","journal-title":"Basic block distribution analysis to find periodic behaviour and simulation points in applications"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.15"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088156"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.21"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0167"},{"key":"24","article-title":"the multi-state processor: rob-free architecture with precise recovery","author":"gonzalez","year":"2007","journal-title":"UPC-DAC-RR-2007-45 Technical Report"},{"key":"25","article-title":"the msp processor's register file timing and power evaluation","author":"gonzalez","year":"2008","journal-title":"UPC-DAC-RR-2008-51 Technical Report"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"27","article-title":"a case for (partially) tagged geometric history length branch prediction","author":"seznec","year":"2006","journal-title":"IRISA\/INRIA\/HiPEAC"},{"key":"28","first-page":"1997","volume":"isca 24","author":"nair","year":"0","journal-title":"Exploiting instruction level parallelism in processors by caching scheduled groups"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"2","article-title":"checkpoint processing and recovery: towards scalable large instruction window processors","author":"akkary","year":"2003","journal-title":"MICRO-36"},{"article-title":"complexity-effective superscalar processors","year":"1998","author":"palacharla","key":"10"},{"key":"1","article-title":"large virtual robs by processor checkpointing","author":"cristal","year":"2002","journal-title":"UPC-DAC-2002-43 Technical Report"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566457"},{"key":"5","first-page":"1987","volume":"isca 14","author":"hwu","year":"0","journal-title":"Checkpoint repair for out-of-order execution machines"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771775.pdf?arnumber=4771775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T04:15:50Z","timestamp":1489810550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771775","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}