{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:34Z","timestamp":1747810534019},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771777","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"35-46","source":"Crossref","is-referenced-by-count":50,"title":["Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence"],"prefix":"10.1109","author":[{"given":"Natalie D.","family":"Enright Jerger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikko H.","family":"Lipasti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"key":"36","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"18","first-page":"232","article-title":"redeeming ipc as a performance metric for multithreaded programs","author":"lepak","year":"2003","journal-title":"Proceeding of 12th PACT"},{"journal-title":"TPC benchmarks","year":"0","key":"33"},{"key":"15","article-title":"an evaluation of server consolidation workloads for multi-core designs","author":"enright jerger","year":"2007","journal-title":"IISWC"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378997"},{"key":"13","article-title":"in-network cache coherence","author":"eisley","year":"2006","journal-title":"International Symposium on Microarchitecture"},{"key":"14","article-title":"virtual circuit tree multicasting: a case for on-chip hardware multicast support","author":"enright jerger","year":"2008","journal-title":"Proceedings of ISCA-35"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.755001"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134508"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995715"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"22","article-title":"cache coherence techniques for multicore processors","author":"marty","year":"2008","journal-title":"PhD Dissertation University of Wisconsin - Madison"},{"key":"23","article-title":"improving multiple-cmp systems using token coherenece","author":"marty","year":"2005","journal-title":"HPCA"},{"key":"24","article-title":"coherence ordering for ring-based chip multiprocessors","author":"marty","year":"2006","journal-title":"MICRO-39"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1992.242703"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"3","article-title":"power-aware dram speculation","author":"aggarwal","year":"2008","journal-title":"HPCA-12"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168892"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492737"},{"journal-title":"SPEC benchmarks","year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765959"},{"key":"6","article-title":"the performance of cache-coherent ringbased multiprocessors","author":"barroso","year":"1993","journal-title":"ISCA-29"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.37"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.21"},{"key":"4","article-title":"variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proceedings of HPCA-9"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"8","article-title":"precise and accurate processor simulation","author":"cain","year":"2002","journal-title":"Workshop On Computer Architecture Evaluation using Commercial Workloads"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771777.pdf?arnumber=4771777","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,10]],"date-time":"2024-03-10T11:07:11Z","timestamp":1710068831000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771777\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771777","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}