{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:49:25Z","timestamp":1742381365923,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771778","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"47-58","source":"Crossref","is-referenced-by-count":32,"title":["Token tenure: PATCHing token counting using directory-based cache coherence"],"prefix":"10.1109","author":[{"given":"Arun","family":"Raghavan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Colin","family":"Blundell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milo M. K.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859642"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"article-title":"forward state for use in cache coherency in a multiprocessor system","year":"2005","author":"hum","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"11","first-page":"312","article-title":"reducing memory and traffic requirements for scalable directory-based cache coherence schemes","volume":"1","author":"gupta","year":"1990","journal-title":"Proc Int Conf Parallel Process (ICPP)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744361"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/859639.859640"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995715"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"24","article-title":"coherence ordering for ring-based chip multiprocessors","author":"marty","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346193"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.21"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.37"},{"key":"29","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/17356.17404","article-title":"a class of compatible cache consistency protocols and their support by the ieee fu-turebus","author":"sweazey","year":"1986","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106014"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"1","article-title":"owner prediction for accelerating cache-to-cache transfers in a cc-numa architecture","author":"acacio","year":"2002","journal-title":"Proc SC2000"},{"key":"30","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2007.22"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346210"},{"key":"5","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1145\/307338.301004","article-title":"multicast snooping: a new coherence method using a multicast address network","author":"bilir","year":"1999","journal-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture"},{"key":"4","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346194"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"8"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771778.pdf?arnumber=4771778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T23:06:23Z","timestamp":1684883183000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771778","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}