{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:47Z","timestamp":1763467907210,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771779","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"59-70","source":"Crossref","is-referenced-by-count":18,"title":["Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs"],"prefix":"10.1109","author":[{"given":"Xi E.","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"338","volume":"isca 31","author":"karkhanis","year":"2004","journal-title":"A First-order Superscalar Processor Model"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"17","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/325164.325162","article-title":"improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"ISCA-15"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.404"},{"journal-title":"Automated Design of Application-specific Superscalar Processors","year":"2006","author":"karkhanis","key":"18"},{"key":"33","first-page":"409","article-title":"scalable cache miss handling for high memory-level parallelism","author":"tuck","year":"2006","journal-title":"MICRO-39"},{"key":"15","article-title":"the microarchitecture of the pentium 4 processor","volume":"5","author":"hinton","year":"2001","journal-title":"Intel\ufffd Technology Journal"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176256"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.543711"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386553"},{"key":"14","first-page":"696","article-title":"buffer block prefetching method","volume":"20","author":"gindele","year":"1977","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/503205.503206"},{"journal-title":"Analytical Performance Analysis and Modeling of Superscalar and Multi-threaded Processors","year":"2008","author":"eyerman","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"21","first-page":"81","article-title":"lockup-free instruction fetch\/prefetch cache organization","author":"kroft","year":"1981","journal-title":"ISCA-8"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"},{"year":"2008","author":"eeckhout","key":"22"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0133"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807388"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026431920605"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1994.717410"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569691"},{"journal-title":"Efficient Performance Prediction for Modern Microprocessors","year":"1999","author":"ofelt","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/381718.381727"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/63404.63407"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"7","first-page":"7","article-title":"an improved analytical superscalar microprocessor memory model","author":"chen","year":"2008","journal-title":"4th Workshop on Modeling Benchmarking and Simulation (MoBS 2008)"},{"journal-title":"Olden Parallelizing Programs with Dynamic Data Structures on Distributed-Memory Machines","year":"1996","author":"carlisle","key":"6"},{"year":"2008","author":"karkhanis","key":"32"},{"year":"0","key":"5"},{"journal-title":"SPEC CPU2000 Benchmarks","year":"0","key":"31"},{"key":"4","article-title":"the microarchitecture of the intel pentium 4 processor on 90nm technology","volume":"8","author":"boggs","year":"2004","journal-title":"Intel\ufffd Technology Journal"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"8","doi-asserted-by":"crossref","first-page":"194","DOI":"10.1147\/rd.183.0194","article-title":"on optimization of memory hierarchies","volume":"2","author":"chow","year":"1974","journal-title":"IBM J Res Dev"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771779.pdf?arnumber=4771779","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:36:20Z","timestamp":1497789380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771779\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771779","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}