{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:44:48Z","timestamp":1729640688860,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771780","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"71-82","source":"Crossref","is-referenced-by-count":8,"title":["Implementing high availability memory with a duplication cache"],"prefix":"10.1109","author":[{"given":"Nidhi","family":"Aggarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kewal K.","family":"Saluja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"SPEC Benchmark Suite http","year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.72"},{"key":"18","article-title":"motivating commodity multi-core processor design for system-level error protection","author":"aggarwal","year":"2007","journal-title":"Proc 2nd Workshop Silicon Errors Logic-Syst Effects (SELSE)"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250670"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.859577"},{"key":"14","article-title":"the granularity of soft-error containment in shared memory multiprocessors","author":"gold","year":"2006","journal-title":"Proc 2nd Workshop Silicon Errors Logic-Syst Effects (SELSE)"},{"year":"0","key":"11"},{"key":"12","first-page":"84","article-title":"tandem's approach to fault tolerance","volume":"4","author":"bartlett","year":"1998","journal-title":"Tandem Systems Rev"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/800216.806587"},{"year":"0","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250720"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.213"},{"journal-title":"Strongly Fault Secure Logic Networks IEEE Transactions on Computers","year":"1978","author":"smith","key":"24"},{"key":"25","doi-asserted-by":"crossref","DOI":"10.1145\/339647.339652","article-title":"transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of the 27th International Symposium on Computer Architecture"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/225535.225538"},{"key":"27","article-title":"performance characteristics of dual-processor hpc systems based on 64-bit commodity processors","author":"purkayastha","year":"2004","journal-title":"International Conference on Linux Clusters The HPC Revolution"},{"key":"28","first-page":"17","article-title":"a study in malloc: a case of excessive minor faults","author":"ezolt","year":"2001","journal-title":"Proceedings of the 5th annual conference on Linux Showcase & Conference"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.12"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.62"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003565","article-title":"transientfault recovery using simultaneous multithreading","author":"vijaykumar","year":"2002","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"journal-title":"Intel Quad Core","year":"0","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1147\/sj.263.0293"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771780.pdf?arnumber=4771780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:36:19Z","timestamp":1497789379000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771780\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771780","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}