{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:08:59Z","timestamp":1775837339888,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771781","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"83-93","source":"Crossref","is-referenced-by-count":97,"title":["A novel cache architecture with enhanced performance and security"],"prefix":"10.1109","author":[{"family":"Zhenghong Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/48012.48037"},{"key":"17","year":"0","journal-title":"Predictive Technology Model"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"15","article-title":"highly-associative caches for low-power processors","author":"zhang","year":"2000","journal-title":"Kool Chips Workshop MICRO-33"},{"key":"16","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/1150019.1136499","article-title":"balanced cache: reducing conflict misses of direct-mapped caches","author":"zhang","year":"2006","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364450"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.81"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.126538"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"21","year":"0"},{"key":"20","year":"0"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"23","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"24","year":"0"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"26","article-title":"true random number generator embedded in reconfigurable hardware","author":"fischer","year":"2002","journal-title":"4th international Workshop on Cryptographic Hardware and Embedded Systems (CHES"},{"key":"27","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"3","year":"0"},{"key":"2","author":"percival","year":"0","journal-title":"Cache missing for fun and profit"},{"key":"10","year":"0"},{"key":"1","author":"bernstein","year":"0","journal-title":"Cache-timing attacks on AES"},{"key":"7","article-title":"iacr eprint archive","author":"brickell","year":"2006"},{"key":"6","article-title":"trace driven cache attack on aes, iacr cryptology eprint archive","author":"aciic?mez","year":"2006"},{"key":"5","first-page":"201","year":"2006","journal-title":"J Bonneau and I Mironov Cache-Collision Timing Attacks against AES Cryptographic Hardware and Embedded Systems - CHES 2006"},{"key":"4","article-title":"cache based remote timing attack on the aes","author":"acic?mez","year":"0","journal-title":"RSA Conference 2007"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"8","year":"0"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771781.pdf?arnumber=4771781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:36:20Z","timestamp":1497803780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771781","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}