{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T21:56:09Z","timestamp":1782424569511,"version":"3.54.5"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771785","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"129-140","source":"Crossref","is-referenced-by-count":197,"title":["Facelift: Hiding and slowing down aging in multicores"],"prefix":"10.1109","author":[{"given":"Abhishek","family":"Tiwari","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146959"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"17","article-title":"mitigating the impact of process variations on cpu register file and execution units","author":"liang","year":"2006","journal-title":"International Symposium on Microarchitecture"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193764"},{"key":"33","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1999.799346"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.44.5889"},{"key":"16","article-title":"an analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"International Conference on Computer-Aided Design"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.1015228"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397352"},{"key":"37","doi-asserted-by":"crossref","DOI":"10.1007\/s10107-004-0559-y","article-title":"on the implementation of a primal-dual interior point filter line search algorithm for large-scale nonlinear programming","author":"wa?chter","year":"2006","journal-title":"Mathematical Programming"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"38","article-title":"compact modeling and simulation of circuit reliability for 65-nm cmos technology","author":"wang","year":"2007","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.962279"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1103\/PhysRevB.51.4218","article-title":"generalized diffusion-reaction model for the low-field charge build up instability at the si - sio2 interface","author":"ogawa","year":"1995","journal-title":"Phys Rev B"},{"key":"40","article-title":"hotleakage: a temperature-aware model of sub-threshold and gate leakage for architects","author":"zhang","year":"2003"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.91"},{"key":"23","author":"renau","year":"0","journal-title":"SESC Simulator"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.30"},{"key":"27","doi-asserted-by":"crossref","DOI":"10.1145\/871656.859620","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"International Symposium on Computer Architecture"},{"key":"28","article-title":"detecting emerging wearout faults","author":"smolens","year":"2007","journal-title":"Workshop on Silicon Errors in Logic-System Effects"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"2","article-title":"nbti-resilient memory cells with nand gates for highly-ported structures","author":"abella","year":"2007","journal-title":"Workshop on Dependable and Secure Nanocomputing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1145\/1080695.1070013","article-title":"exploiting structural duplication for lifetime reliability enhancement","author":"srinivasan","year":"2005","journal-title":"International Symposium on Computer Architecture"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2005.110","article-title":"designing reliable systems from unreliable components: the challenges of transistor variability and degradation","volume":"25","author":"borkar","year":"2005","journal-title":"IEEE Micro"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.35"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"5","article-title":"online timing analysis for wearout detection","author":"blome","year":"2006","journal-title":"Workshop on Architectural Reliability"},{"key":"31","author":"takeda","year":"1995","journal-title":"Hot-Carrier Effects in MOS Devices"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"9","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/4.982424","article-title":"impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration","author":"bowman","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771785.pdf?arnumber=4771785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:36:20Z","timestamp":1497789380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771785","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}