{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:38:53Z","timestamp":1772725133891,"version":"3.50.1"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771791","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"200-209","source":"Crossref","is-referenced-by-count":113,"title":["Prefetch-Aware DRAM Controllers"],"prefix":"10.1109","author":[{"given":"Chang Joo","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Veynu","family":"Narasiman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250620"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"34","article-title":"controller for a synchronous dram that maximizes throughput by allowing memory requests and commands to be issued out of order","author":"zuravleff","year":"1997"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-7304-x"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"14","year":"0","journal-title":"Datasheet 2Gb DDR3 SDRAM MT41J512M4 - 64 Meg \ufffd 4 \ufffd 8 banks"},{"key":"11","first-page":"301","article-title":"reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"HPCA-7"},{"key":"12","article-title":"balancing throughput and fairness in smt processors","author":"luo","year":"2001","journal-title":"ISPASS"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342548"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"24","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.10"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"29","article-title":"a static filter for reducing prefetch traffic","author":"srinivasan","year":"1999"},{"key":"3","first-page":"696","article-title":"buffer block prefetching method","volume":"20","author":"gindele","year":"1977","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0265"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"32","article-title":"a performance comparison of dram memory system optimizations for smt processors","author":"zhu","year":"2005","journal-title":"HPCA-11"},{"key":"5","article-title":"memory prefetching using adaptive stream detection","author":"hur","year":"2006","journal-title":"MICRO-39"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335247"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.1"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"8","article-title":"a day in the life of a data cache miss","author":"karkhanis","year":"2002","journal-title":"Second Workshop on Memory Performance Issues"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771791.pdf?arnumber=4771791","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:01:10Z","timestamp":1489762870000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771791\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771791","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}