{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:55:37Z","timestamp":1780674937665,"version":"3.54.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771792","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"210-221","source":"Crossref","is-referenced-by-count":186,"title":["Mini-rank: Adaptive DRAM architecture for improving memory power efficiency"],"prefix":"10.1109","author":[{"given":"Hongzhong","family":"Zheng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eugene","family":"Gorbatov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Howard","family":"David","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhichun","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","article-title":"balancing though-put and fairness in smt processors","author":"luo","year":"2001","journal-title":"IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"18","year":"0","journal-title":"DDR3 SDRAM System-Power Calculator"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375496"},{"key":"16","first-page":"301","article-title":"reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proc Seventh Int l Symp High Performance Computer Architecture"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024425"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195553"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"21","year":"0","journal-title":"TN-41-01 Calculating Memory System Power For DDR3"},{"key":"20","year":"0"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598120"},{"key":"23","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"26","year":"0","journal-title":"Synopsys design"},{"key":"27","article-title":"a novel evaluation methodology to obtain fair measurements in multithreaded architectures","author":"vera","year":"2006","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"28","author":"wang","year":"1993","journal-title":"Modern DRAM Memory Systems Performance Analysis and a High Performance Power-Constrained DRAM-Scheduling Algorithm"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903260"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379252"},{"key":"10","first-page":"57","article-title":"design and implementation of power-aware virtual memory","author":"huang","year":"2003","journal-title":"ATEC'03 Proceedings of the USENIX Annual Technical Conference 2003 on USENIX Annual Technical Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/APL.2011.6110239"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012714"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698573"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771792.pdf?arnumber=4771792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:01:10Z","timestamp":1489762870000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771792","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}