{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:35Z","timestamp":1763467895240},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771797","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"270-281","source":"Crossref","is-referenced-by-count":68,"title":["CPR: Composable performance regression for scalable multiprocessor models"],"prefix":"10.1109","author":[{"given":"Benjamin C.","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jamison","family":"Collins","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598109"},{"key":"13","article-title":"intel architecture and silicon cadence: the catalyst for industry innovation","author":"shenoy","year":"2006","journal-title":"Technology at Intel Magazine"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"journal-title":"v5 Transaction Processing Performance Council","year":"0","key":"11"},{"journal-title":"Standard Performance Evaluation Corporation","year":"2004","author":"jappserver","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.12"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2006.14","article-title":"an efficient, practical paral-lelization methodology for multicore architecture simulation","author":"donald","year":"2006","journal-title":"IEEE Computer Architecture Letters"},{"journal-title":"SPECweb","year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IWSTM.2000.869312"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"5","article-title":"using predictive modeling for cross-program design space exploration in multicore systems","author":"khan","year":"2007","journal-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques PACT-02"},{"key":"4","article-title":"a predictive performance model for superscalar processors","author":"joseph","year":"2006","journal-title":"MICRO International Symposium on Micro architecture"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3462-1","author":"harrell","year":"2001","journal-title":"Regression Modeling Strategies"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771797.pdf?arnumber=4771797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:36:18Z","timestamp":1497789378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771797","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}