{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:52:31Z","timestamp":1780674751311,"version":"3.54.1"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771799","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"294-305","source":"Crossref","is-referenced-by-count":24,"title":["Verification of chip multiprocessor memory systems using a relaxed scoreboard"],"prefix":"10.1109","author":[{"given":"Ofer","family":"Shacham","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Megan","family":"Wachs","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Solomatnikov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amin","family":"Firoozshahian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen","family":"Richardson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744379"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1225053"},{"key":"18","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/277651.277672","article-title":"lamport clocks: verifying a directory cache-coherence protocol","author":"plakal","year":"1998","journal-title":"SPAA '98 Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276232"},{"key":"16","first-page":"125","article-title":"checking cache-coherence protocols with tla+, formal methods in system","volume":"22","author":"joshi","year":"2003","journal-title":"Design"},{"key":"13","first-page":"11","article-title":"the verification of cache coherence protocols","author":"pong","year":"1993","journal-title":"Symposium on Parallel Algorithms and Architectures"},{"key":"14","year":"0"},{"key":"11","first-page":"482","article-title":"dynamic verification of sequential consistency","author":"meixner","year":"2005","journal-title":"Computer Architecture 2005 ISCA '05 Proceedings 32nd International Symposium on"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.29"},{"key":"21","article-title":"exploring, defining, and exploiting recent store value locality","author":"lepak","year":"2003"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.94"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152177"},{"key":"23","year":"0"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.86"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539794279614"},{"key":"26","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598123"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.1995.472515"},{"key":"2","first-page":"114","article-title":"tsotool: a program for verifying memory systems using the memory consistency model","author":"hangal","year":"2004","journal-title":"ISCAS '04"},{"key":"10","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"focs: automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"International Conference on Computer Aided Verification"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"7","year":"0"},{"key":"6","author":"rashinkar","year":"2000","journal-title":"System-On-A-Chip Verification Methodology and Techniques"},{"key":"5","author":"fitzpatrick","year":"2006","journal-title":"System Verilog for Verification"},{"key":"4","author":"bergeron","year":"2000","journal-title":"Writing Testbenches Functional Verification of HDL Models"},{"key":"9","year":"0"},{"key":"8","year":"0","journal-title":"Specman elite - testbench automation"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771799.pdf?arnumber=4771799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:36:19Z","timestamp":1497803779000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771799","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}