{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:51:24Z","timestamp":1775598684757,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771803","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"342-353","source":"Crossref","is-referenced-by-count":75,"title":["Token flow control"],"prefix":"10.1109","author":[{"given":"Amit","family":"Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"17","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Micro"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/71.382317"},{"key":"15","year":"0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"13","article-title":"implementation and evaluation of on-chip network architectures","author":"gratz","year":"2006","journal-title":"ICCD"},{"key":"14","article-title":"the turn model for adaptive routing","author":"glass","year":"1992","journal-title":"ISCA"},{"key":"11","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"20","article-title":"microarchi-tecture of a high-radix router","author":"kim","year":"2006","journal-title":"ISCA"},{"key":"2","year":"0"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.144624"},{"key":"7","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"5","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Micro"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"8","article-title":"scalable pipelined interconnect for distributed end-point routing: the sgi spider chip","author":"galles","year":"1996","journal-title":"HotI"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771803.pdf?arnumber=4771803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:46:08Z","timestamp":1489761968000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771803","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}