{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:35:42Z","timestamp":1772724942140,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771804","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"354-363","source":"Crossref","is-referenced-by-count":23,"title":["Adaptive data compression for high-performance low-power on-chip networks"],"prefix":"10.1109","author":[{"family":"Yuho Jin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ki Hwan","family":"Yum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eun Jung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.820651"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386552"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"33","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI Reading"},{"key":"15","first-page":"212","article-title":"adaptive cache compression for high-performance processors","author":"alameldeen","year":"2004","journal-title":"Proceedings of ISCA"},{"key":"34","year":"0","journal-title":"Predictive Technology Model"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"14","author":"jayasimha","year":"2007","journal-title":"Interconnection Networks Why They are Different and How to Compare Them"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896493"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817123"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10025"},{"key":"24","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"26","article-title":"highly-associative caches for low-power processors","author":"zhang","year":"2000","journal-title":"Kool Chips Workshop MICRO-33"},{"key":"27","first-page":"10778","article-title":"exploring high bandwidth pipelined cache architecture for scaled technology","author":"agarwal","year":"2003","journal-title":"Proceedings of DATE"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"29","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"3","first-page":"492","article-title":"leveraging optical technology in future bus-based chip multiprocessors","author":"kirman","year":"2006","journal-title":"Proceedings of MICRO"},{"key":"2","first-page":"339","article-title":"interconnect-aware coherence protocols for chip multiprocessors","author":"cheng","year":"2006","journal-title":"Proceedings of ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183551"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"30","article-title":"cacti 4.0.","author":"tarjan","year":"2006"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"32","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proceedings of MICRO"},{"key":"5","article-title":"international technology roadmap for semiconductors","year":"2005"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"8","year":"0"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771804.pdf?arnumber=4771804","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:36:18Z","timestamp":1497803778000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771804\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771804","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}