{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:39Z","timestamp":1774801899731,"version":"3.50.1"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771809","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T20:39:10Z","timestamp":1234211950000},"page":"411-422","source":"Crossref","is-referenced-by-count":20,"title":["Shapeshifter: Dynamically changing pipeline width and speed to address process variations"],"prefix":"10.1109","author":[{"given":"Eric","family":"Chun","sequence":"first","affiliation":[]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[]},{"given":"T. N.","family":"Vijaykumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320152"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"18","first-page":"81","article-title":"single-isa heterogeneous multi-core architectures: the potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proceedings of the 36th Annual International Symposium on Microarchitecture"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206997"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800977"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"14","article-title":"longrun power management","author":"fleischmann","year":"2001"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310762"},{"key":"12","year":"0"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065588"},{"key":"20","first-page":"504","article-title":"mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"Proc 29th Int l Symp Microarchitecture"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810054"},{"key":"23","first-page":"62","article-title":"impact of systematic spatial intra-chip gate length variability on performance of highspeed digital circuits","author":"orshansky","year":"2000","journal-title":"Proceedings of the 2000 International Conference on Computer-aided Design"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"26","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1145\/605397.605413","article-title":"joint local and global hardware adaptations for energy","author":"sasanka","year":"2002","journal-title":"Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"29","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"3","year":"0"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"10","year":"0"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"5","first-page":"245","article-title":"memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures","author":"balasubramonian","year":"0","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771809.pdf?arnumber=4771809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T16:36:19Z","timestamp":1497803779000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771809","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}