{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:40Z","timestamp":1774801900033,"version":"3.50.1"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771810","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"423-434","source":"Crossref","is-referenced-by-count":68,"title":["EVAL: Utilizing processors with variation-induced timing errors"],"prefix":"10.1109","author":[{"given":"Smruti","family":"Sarangi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Greskamp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167611"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"17","article-title":"performance improvement with circuit-level speculation","author":"liu","year":"2000","journal-title":"International Symposium on Computer Architecture"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464511"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193764"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"key":"15","article-title":"system level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2008","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"34","article-title":"an updated evaluation of recycle","author":"tiwari","year":"2008","journal-title":"Workshop on Duplicating Deconstructing and Debunking"},{"key":"16","article-title":"mitigating the impact of process variations on cpu register file and execution units","author":"liang","year":"2006","journal-title":"International Symposium on Microarchitecture"},{"key":"39","author":"wang","year":"1994","journal-title":"Adaptive Fuzzy Systems and Control Design and Stability Analysis"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.93"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465399"},{"key":"37","article-title":"achieving typical delays in synchronous systems via timing error toleration","author":"uht","year":"2000"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"38","article-title":"checker backend for soft and timing error recovery","author":"vera","year":"2006","journal-title":"IEEE workshop on silicon errors in logic-system effects"},{"key":"12","year":"2007","journal-title":"Process Integration Devices and Structures"},{"key":"21","article-title":"1.1v 1ghz communications router with on-chip body bias in 150 nm cmos","author":"narendra","year":"2002","journal-title":"International Solid-State Circuits Conference"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.23"},{"key":"41","article-title":"hotleakage: a temperature-aware model of subthreshold and gate leakage for architects","author":"zhang","year":"2003"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941425"},{"key":"22","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"23","author":"renau","year":"0","journal-title":"SESC Simulator"},{"key":"24","article-title":"quantifying the impact of process variability on microprocessor behavior","author":"romanescu","year":"2006","journal-title":"Workshop on Architectural Reliability (WAR-2)"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9292-5_8"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"29","doi-asserted-by":"crossref","DOI":"10.1145\/871656.859620","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"International Symposium on Computer Architecture"},{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206997"},{"key":"1","article-title":"combining dual-supply, dual-threshold and transistor sizing for power reduction","author":"augsburger","year":"2002","journal-title":"International Conference on Computer Design"},{"key":"30","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"32","year":"0"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"key":"4","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1007\/3-540-44572-2_3","article-title":"an adaptive issue queue for reduced power at high performance","volume":"2008","author":"buyuktosunoglu","year":"2001","journal-title":"Lecture Notes in Computer Science Power Aware Computer Systems"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2007.4336213","article-title":"paceline: improving single-thread performance in nanoscale cmps through core overclocking","author":"greskamp","year":"2007","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Como, Italy","start":{"date-parts":[[2008,11,8]]},"end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771810.pdf?arnumber=4771810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T18:51:09Z","timestamp":1558119069000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771810","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}