{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T13:10:46Z","timestamp":1759497046418},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/micro.2008.4771811","type":"proceedings-article","created":{"date-parts":[[2009,2,9]],"date-time":"2009-02-09T15:39:10Z","timestamp":1234193950000},"page":"435-446","source":"Crossref","is-referenced-by-count":11,"title":["Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology"],"prefix":"10.1109","author":[{"family":"Wangyuan Zhang","sequence":"first","affiliation":[]},{"family":"Tao Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0265"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693742"},{"year":"0","key":"17"},{"journal-title":"Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology VLSI","year":"2006","author":"puttaswamy","key":"36"},{"journal-title":"A simulation of charge deposition and collection in silicon microstrip detectors Institutde Physique des Hautes Energies","year":"2001","author":"koppenburg","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"journal-title":"The Effects of Radiation on Electronic Systems","year":"1992","author":"messenger","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"year":"0","key":"16"},{"journal-title":"Soft Error Rate Reduction Using Redundancy Addition and Removal ASPDAC","year":"2008","author":"wu","key":"39"},{"journal-title":"A Comparative Study on the Soft-Error Rate of Flip-Flops from 90-nm Production Libraries IRPS","year":"2006","author":"heijmen","key":"13"},{"year":"0","key":"14"},{"journal-title":"Leveraging 3D Technology for Improved Reliability MICRO","year":"2007","author":"madan","key":"37"},{"journal-title":"Soft Errors from Alpha Particles Siliconfareast com","year":"0","key":"11"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382552"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/24.510798"},{"journal-title":"Analytical Semi-empirical Model for SER Sensitivity Estimation of Deep-submicron CMOS Circuits IOLTS","year":"2005","author":"heijmen","key":"21"},{"journal-title":"Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic DSN","year":"2002","author":"shivakumar","key":"20"},{"journal-title":"SlicK Slice-based Locality Exploitation for Efficient Redundant Multithreading ASPLOS","year":"2006","author":"parashar","key":"43"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.38"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"journal-title":"In-Register Duplication Exploiting Narrow-Width Value for Improving Register File Reliability DSN","year":"2006","author":"hu","key":"44"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816139"},{"journal-title":"Combined Circuit and Microarchitecture Techniques for Effective Soft Error Robustness in SMT Processors DSN","year":"2008","author":"fu","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158026"},{"journal-title":"Dynamic Zero Compression for Cache Energy Reduction MICRO","year":"2000","author":"villa","key":"26"},{"journal-title":"Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance HPCA","year":"1999","author":"brooks","key":"27"},{"journal-title":"Exploiting Narrow-Width Operands for Reducing Register File Pressure MICRO","year":"2004","author":"ergin","key":"28"},{"journal-title":"Very Low Power Pipelines using Significance Compression MICRO","year":"2000","author":"canal","key":"29"},{"journal-title":"Die-Stacking (3D) Microarchitecture MICRO","year":"2006","author":"black","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"year":"0","key":"30"},{"year":"0","key":"7"},{"journal-title":"A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy","year":"2006","author":"loh","key":"6"},{"key":"32","article-title":"new paradigm of predictive mosfet and interconnect modeling for early circuit design","author":"cao","year":"2000","journal-title":"Proc Custom-Integrated Circuits Conf"},{"journal-title":"Introspective 3D Chips ASPLOPS","year":"2006","author":"mysore","key":"5"},{"year":"0","key":"31"},{"journal-title":"Bridging the Processor-Memory Performance Gap with 3D IC Technology Design & Test","year":"2005","author":"liu","key":"4"},{"journal-title":"A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor MICRO","year":"2003","author":"mukherjee","key":"9"},{"journal-title":"Thermal Herding Microarchitecture Techniques for Controlling HotSpots in High-Performance 3D-Integrated Processors HPCA","year":"2007","author":"puttaswamy","key":"8"}],"event":{"name":"2008 41st IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2008,11,8]]},"location":"Como, Italy","end":{"date-parts":[[2008,11,12]]}},"container-title":["2008 41st IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4757685\/4771764\/04771811.pdf?arnumber=4771811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:46:21Z","timestamp":1489761981000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4771811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/micro.2008.4771811","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}