{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T04:52:12Z","timestamp":1767847932866,"version":"3.49.0"},"reference-count":77,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783708","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-13","source":"Crossref","is-referenced-by-count":21,"title":["Data-centric execution of speculative parallel programs"],"prefix":"10.1109","author":[{"given":"Mark C.","family":"Jeffrey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suvinay","family":"Subramanian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maleen","family":"Abeydeera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.24"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/10.1.85"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486175"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/1278177.1278183"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.12"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660194"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/11561927_24"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941557"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612697"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"ref35","doi-asserted-by":"crossref","DOI":"10.1145\/2451116.2451173","article-title":"Wait-n-Go&#x2018;TM: improving HTM performance by serializing cyclic dependencies","author":"jafri","year":"2013","journal-title":"ASPLOS XVII"},{"key":"ref34","year":"0","journal-title":"Intel TBB"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996167"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref61","article-title":"RELSTM: A proactive transactional memory scheduler","author":"sainz","year":"2013","journal-title":"Transaction"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2612669.2612678"},{"key":"ref66","article-title":"Multi scalar processors","author":"sohi","year":"1995","journal-title":"ISCA-22"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref69","doi-asserted-by":"crossref","DOI":"10.1145\/1477926.1477930","article-title":"GRAMPS: A programming model for graphics pipelines","volume":"28","author":"sugerman","year":"2009","journal-title":"ACM Trans Graph"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/341800.341801"},{"key":"ref1","article-title":"9th DIMACS Implementation Challenge: Shortest Paths","year":"2006"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400769"},{"key":"ref22","article-title":"Evaluation of OpenMP task scheduling strategies","author":"duran","year":"2008","journal-title":"IWOMP-4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1582716.1582725"},{"key":"ref24","article-title":"Tradeoffs in buffering speculative memory state for thread-level speculation in multiprocessors","author":"garzar\u00e1n","year":"2003","journal-title":"HPCA-9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639271"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693504"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451175"},{"key":"ref50","article-title":"Latency-Tolerant Distributed Shared Memory For Data-Intensive Applications","author":"nelson","year":"2015"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950404"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693462"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088178"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.29"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737953"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1127577.1127587"},{"key":"ref52","year":"0","journal-title":"OpenStreetMap"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345242"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378575"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/800105.803400"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248396"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14778\/1920841.1920853"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2755573.2755578"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1248377.1248416"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2013.6799100"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669133"},{"key":"ref7","author":"bader","year":"2012","journal-title":"Dimacs Implementation Challenge Workshop"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749718"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref45","article-title":"SNAP Datasets: Stanford large network dataset collection","author":"leskovec","year":"2014"},{"key":"ref48","article-title":"STAMP: Stanford Transactional Applications for Multi-Processing","author":"minh","year":"2008","journal-title":"IISWC"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2818185"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250683"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346311"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48096-0_17"},{"key":"ref43","article-title":"A work-efficient parallel breadth-first search algorithm","author":"leiserson","year":"2010","journal-title":"SPAA"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783708.pdf?arnumber=7783708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T12:21:24Z","timestamp":1583497284000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7783708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":77,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783708","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}