{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T23:25:36Z","timestamp":1773271536962,"version":"3.50.1"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783710","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-13","source":"Crossref","is-referenced-by-count":387,"title":["A cloud-scale acceleration architecture"],"prefix":"10.1109","author":[{"given":"Adrian M.","family":"Caulfield","sequence":"first","affiliation":[]},{"given":"Eric S.","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Putnam","sequence":"additional","affiliation":[]},{"given":"Hari","family":"Angepat","sequence":"additional","affiliation":[]},{"given":"Jeremy","family":"Fowers","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Haselman","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Heil","sequence":"additional","affiliation":[]},{"given":"Matt","family":"Humphrey","sequence":"additional","affiliation":[]},{"given":"Puneet","family":"Kaur","sequence":"additional","affiliation":[]},{"given":"Joo-Young","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Todd","family":"Massengill","sequence":"additional","affiliation":[]},{"given":"Kalin","family":"Ovtcharov","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Papamichael","sequence":"additional","affiliation":[]},{"given":"Lisa","family":"Woods","sequence":"additional","affiliation":[]},{"given":"Sitaram","family":"Lanka","sequence":"additional","affiliation":[]},{"given":"Derek","family":"Chiou","sequence":"additional","affiliation":[]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2014","journal-title":"DRC Accelium Coprocessors Datasheet ds ac"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391734"},{"key":"ref31","article-title":"An Introduction to the Intel Ouickpath Interconnect","year":"2009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508172"},{"key":"ref37","article-title":"A case for FGPA accelerators in the cloud","author":"fahmy","year":"2014","journal-title":"Poster at SoCC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749472"},{"key":"ref34","article-title":"NVIDIA NVLink High-Speed Interconnect: Application Performance","year":"2014"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2523616.2523633"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.919664"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485926"},{"key":"ref13","first-page":"1","article-title":"An FGPA-based in-line accel-erator for memcached","author":"lavasani","year":"2013","journal-title":"Computer Architecture Letters"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2013.7478311"},{"key":"ref15","article-title":"Caching mecached at reconfigurable network in-terface","author":"fukuda","year":"2014","journal-title":"Proc Int Conf Field Programmable Logic and Applications"},{"key":"ref16","article-title":"Novo-g: a multidimensional torus-based reconfigurable cluster for molecular dynamics","author":"lawande","year":"2015","journal-title":"Concurrency & Computation Practice & Experience"},{"key":"ref17","year":"2005","journal-title":"Cray XD1 Datasheet"},{"key":"ref18","first-page":"426","article-title":"Maxwell-a 64 FGPA Supercomputer","volume":"16","author":"baxter","year":"2008","journal-title":"Engineering Letters"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2011.11"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285090"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665678","article-title":"A Re-configurable Fabric for Accelerating Large-Scale Datacenter Services","author":"putnam","year":"2014","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref27","author":"jaspers","year":"2015","journal-title":"Acceleration of read alignment with coherent attached FGPA coprocessors"},{"key":"ref3","article-title":"SDA: Software-Defined Accelerator for Large-Scale DNN Systems","author":"ouyang","year":"2014","journal-title":"HOTCHIPS"},{"key":"ref6","article-title":"Haswell Cryptographic Performance","author":"gulley","year":"2013"},{"key":"ref29","article-title":"Xeon+FGPA platform for the data center","author":"gupta","year":"2015"},{"key":"ref5","article-title":"ConnectX-4 Lx EN Programmable Adapter Card. Rev. 1.1","year":"2015"},{"key":"ref8","year":"2011","journal-title":"IEEE 802 1Q Priority-based Flow Control"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435306"},{"key":"ref2","article-title":"Build 3D Streaming Applications with EC2's New G2 Instance Type","author":"barr","year":"2013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787484"},{"key":"ref1","article-title":"Applications that scale using GPU Compute","author":"staveley","year":"2015","journal-title":"Azure"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2082156.2082172"},{"key":"ref22","year":"2011","journal-title":"BEE4 Hardware Platform"},{"key":"ref21","year":"2012","journal-title":"The Convey HC-2 Computer cony-12-030"},{"key":"ref24","article-title":"Qp: A heterogeneous multi-accelerator cluster","author":"showerman","year":"2009"},{"key":"ref23","year":"2014","journal-title":"MAPstation Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"ref25","article-title":"Next Generation POWER microprocessor","author":"stuecheli","year":"2013","journal-title":"HOTCHIPS"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783710.pdf?arnumber=7783710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:18:39Z","timestamp":1498371519000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783710","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}