{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:52:19Z","timestamp":1764402739762,"version":"3.28.0"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783731","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-13","source":"Crossref","is-referenced-by-count":31,"title":["OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures"],"prefix":"10.1109","author":[{"given":"Jia","family":"Zhan","sequence":"first","affiliation":[]},{"given":"Onur","family":"Kayiran","sequence":"additional","affiliation":[]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Relaxing Non-volatility fo Fast and Energy-efficient STT-RAM Caches","author":"smullen","year":"2011","journal-title":"HPCA"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881524"},{"key":"ref33","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref32","article-title":"Managing Shared Last-level Cache in a Heterogeneous Multicore Processor","author":"mekkat","year":"2013","journal-title":"PACT"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742868"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.21"},{"key":"ref36","article-title":"7.5 A 3.3ns-access-time 71.2 uW\/MHz 1Mb Embedded STT-MRAM Using Physically Eliminated Read-disturb Scheme and Normally-off Memory Architecture","author":"noguchi","year":"2015","journal-title":"ISSCC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858403"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2504906"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168947"},{"key":"ref29","first-page":"1525","article-title":"Design Space Exploration of On-chip Ring Interconnection for a CPU-GPU Heterogeneous Architecture","volume":"73","year":"2013","journal-title":"JPDC"},{"key":"ref2","article-title":"Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems","author":"ausavarungnirun","year":"0","journal-title":"ISCAS 2012"},{"year":"2014","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.30"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref24","article-title":"Heterogeneous System Architecture: A Technical Review","author":"kyriazis","year":"2012","journal-title":"AMD Fusion Developer Summit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/2786572.2786590","article-title":"Highly Fault-tolerant NoC Routing with Application-aware Congestion Management","author":"lee","year":"2015","journal-title":"NoCS"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786596"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751229"},{"journal-title":"ISCA","article-title":"Aérgia: Exploiting Packet Latency Slack in On-chip Networks","year":"2010","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref40","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic Jobscheduling for a Simultaneous Multithreading Processor","author":"snavely","year":"2000","journal-title":"ASPLOS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736058"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983054"},{"year":"2015","key":"ref18","article-title":"The Compute Architecture of Intel Processor Graphics Gen9"},{"year":"2013","key":"ref19","article-title":"Process Integration, Devices, and Structures (PIDS)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.50"},{"key":"ref6","article-title":"Technology Comparison for Large Last-level Caches (L 3 Cs): Low-leakage SRAM, Low Write-energy STT-RAM, and Refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"HPCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref8","article-title":"Project Denver","author":"dally","year":"2011","journal-title":"Processor to usher in new era of computing [Onlinej Available from"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333675"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488780"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744824"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref41","article-title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","author":"stratton","year":"2012","journal-title":"Center for Reliable and High-Performance Computing"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.179"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2539124"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2016,10,15]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783731.pdf?arnumber=7783731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T06:39:04Z","timestamp":1692599944000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783731","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}