{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T07:19:55Z","timestamp":1781075995424,"version":"3.54.1"},"reference-count":60,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783736","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-13","source":"Crossref","is-referenced-by-count":12,"title":["Racer: TSO consistency via race detection"],"prefix":"10.1109","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefanos","family":"Kaxiras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2528241"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835927"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref37","first-page":"1119","article-title":"A dual-consistency cache conference protocol","author":"ros","year":"2015","journal-title":"29th Int'l Parallel and Distributed Processing Symp (IPDPS)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/359545.359563"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.45"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.12"},{"key":"ref60","article-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"culler","year":"1999"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.23"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.2200\/S00346ED1V01Y201104CAC016","article-title":"A Primer on Memory Consistency and Cache Coherence, Ser","author":"sorin","year":"2011","journal-title":"Synthesis Lectures on Computer Architectures"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482078"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.16"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/307338.300993","article-title":"Is SC + ILP = RC?","author":"gniady","year":"1999","journal-title":"26th Int'l Symp on ComputerArchitecture (ISCA)"},{"key":"ref26","first-page":"52","article-title":"Memory ordering in modern microprocessors, part i & part ii","volume":"30","author":"mckenney","year":"2005","journal-title":"Linux Journal"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000078"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253182"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref57","article-title":"Cacti 6.0","author":"muralimanohar","year":"2009","journal-title":"HP Labs Tech Rep HPL- 2009-85"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2008.22"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771806"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541981"},{"key":"ref11","first-page":"186","article-title":"Hierarchical private\/shared clas-sification: the key to simple and efficient coherence for clustered cache hierarchies","author":"ros","year":"2015","journal-title":"20th Int'l Symp on High-Performance ComputerArchitecture (HPCA)"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1145\/1854273.1854335","article-title":"Compiler-assisted data distribution for chip multiprocessors","author":"li","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750405"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694356"},{"key":"ref14","first-page":"292","article-title":"RC3: Consistency directed cache coherence for 86-64 with RC extensions","author":"elver","year":"2015","journal-title":"24th Int'l Conf on Parallel Archi-tectures and Compilation Techniques (PACT)"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/325096.325100","article-title":"Weak ordering – a new definition","author":"adve","year":"1990","journal-title":"17th Int'l Symp on ComputerArchitecture (ISCA)"},{"key":"ref16","year":"2015","journal-title":"ISO\/IEC 14882 2015 Information technology — Programming languages — C++ International Organization for Standardization"},{"key":"ref17","article-title":"The Java Language Specification","author":"gosling","year":"2014"},{"key":"ref18","article-title":"ISO\/IEC 9899:2011 Information technology—Programming languages— C","year":"2011"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2701310.2701315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485968"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451119"},{"key":"ref49","article-title":"SPARC M7: A 20 nm 32-core 64 MB L3 cache processor","author":"konstadinidis","year":"2015","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835930"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref45","first-page":"26:1","article-title":"Tokentlb: A token-based page classification approach","author":"esteve","year":"2016","journal-title":"Intl Conf on Super-computing (ICS)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/0022-0000(79)90044-8"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237045"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370852"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/1854273.1854292","article-title":"Subspace snooping: Filtering snoops with operating system support","author":"kim","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.70"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783736.pdf?arnumber=7783736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T14:51:32Z","timestamp":1568645492000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783736","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}