{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:33:28Z","timestamp":1729640008742,"version":"3.28.0"},"reference-count":55,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783737","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-12","source":"Crossref","is-referenced-by-count":5,"title":["Exploiting semantic commutativity in hardware speculation"],"prefix":"10.1109","author":[{"given":"Guowei","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virginia","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771795"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665734"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946702"},{"key":"ref32","article-title":"Open nested transactions: Semantics and support","author":"moss","year":"2006","journal-title":"WMPI"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168902"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.29"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993500"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref34","article-title":"Phase reconciliation for contended in-memory transactions","author":"narula","year":"2014","journal-title":"OSDI-11"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650562"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541952"},{"key":"ref29","article-title":"STAMP: Stanford transactional applications for multi-processing","author":"minh","year":"2008","journal-title":"IISWC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524544"},{"journal-title":"Weak Consistency A Generalized Theory and Optimistic Implementations for Distributed Transactions","year":"1999","author":"adya","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345237"},{"key":"ref22","article-title":"The microarchitecture of the Pentium® 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14778\/1453856.1453858"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451173"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250759"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993562"},{"key":"ref50","article-title":"Active messages: a mechanism for integrated commumcation and computation","author":"von","year":"1992","journal-title":"ISCA-19"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/12.9728"},{"key":"ref55","article-title":"Extending hardware transactional memory to support non-busy waiting and non-transactional actions","author":"zilles","year":"2006","journal-title":"Transaction"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830774"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454125"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454456.1454466"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/191080.191144"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522712"},{"key":"ref14","article-title":"Azul's experiences with hardware transactional memory","author":"click","year":"2009","journal-title":"Transactional Memory Workshop"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508255"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.14778\/2735508.2735509"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.25"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815995"},{"key":"ref7","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM Comp Arch News"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657037"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.28"},{"key":"ref48","article-title":"Early release: Friend or foe?","author":"skare","year":"2006","journal-title":"In WTW"},{"key":"ref47","article-title":"Reducing contention through priority updates","author":"shun","year":"2013","journal-title":"SPAA"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541960"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/231379.231390"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736055"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2016,10,15]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783737.pdf?arnumber=7783737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T08:59:54Z","timestamp":1718960394000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":55,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783737","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}