{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,12]],"date-time":"2026-07-12T05:26:27Z","timestamp":1783833987330,"version":"3.55.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783739","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-12","source":"Crossref","is-referenced-by-count":14,"title":["C<sup>3<\/sup>D: Mitigating the NUMA bottleneck via coherent DRAM caches"],"prefix":"10.1109","author":[{"given":"Cheng-Chieh","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Elver","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijay","family":"Nagarajan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650555"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386535"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"ref35","first-page":"312","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"International Conference on Parallel Processing Vol I Architecture"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.8"},{"key":"ref10","article-title":"Intel Xeon Processor E7-8800\/4800\/2800 Product Families","year":"0"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/2.769448"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"ref12","article-title":"Knights landing intel xeon phi cpu: Path to parallelism with general purpose programming","author":"sodani","year":"2016","journal-title":"Keynote at International Symposium on High-Performance Computer Architecture (HPCA)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61474-5_86"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01733-9","author":"sorin","year":"2011","journal-title":"A Primer on Memory Consistency and Cache Coherence"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.30"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref19","author":"bienia","year":"2011","journal-title":"Benchmarking Modern Multiprocessors"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485957"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669165"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"ref6","article-title":"AutoNUMA: the other approach to NUMA scheduling","author":"corbet","year":"2012"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750383"},{"key":"ref5","article-title":"Intel Memory Latency Checker","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.156381"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/74850.74854"},{"key":"ref2","article-title":"Intel gives Facebook the D - Xeons thrust web pages at the masses","author":"williams","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451157"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.36"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref42","author":"culler","year":"1999","journal-title":"Parallel computer architecture - a hardware\/software approach"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1997.580831"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.31"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569686"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750387"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783739.pdf?arnumber=7783739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,21]],"date-time":"2024-06-21T08:59:47Z","timestamp":1718960387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783739","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}