{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T21:14:13Z","timestamp":1792962853904,"version":"4.5.0"},"reference-count":40,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783744","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-13","source":"Crossref","is-referenced-by-count":21,"title":["Concise loads and stores: The case for an asymmetric compute-memory architecture for approximation"],"prefix":"10.1109","author":[{"given":"Animesh","family":"Jain","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Parker","family":"Hill","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shih-Chieh","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muneeb","family":"Khan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Md E.","family":"Haque","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael A.","family":"Laurenzano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lingjia","family":"Tang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Mars","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160991"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694347"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540712","article-title":"Approximate storage in solid-state memories","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Sampson"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950390"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908087"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853231"},{"key":"ref10","article-title":"Base-delta-immediate compression: Practical data compression for on-chip caches","author":"Pekhimenko","year":"2012","journal-title":"Parallel Architectures and Compi-lation Techniques (PACT)"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540715","article-title":"Decoupled compressed cache: Exploiting spatial locality for energy-optimized compressed caching","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Sardashti"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.41"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref14","article-title":"Computer organization and design: the hardware\/software interface","author":"Patterson","year":"2013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830810"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0513"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2509136.2509546"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1145\/1669112.1669172","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"Li"},{"key":"ref24","article-title":"Cacti 6.0: A tool to model large caches","volume-title":"HP Laboratories","author":"Muralimanohar","year":"2009"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277661"},{"key":"ref26","article-title":"International technology roadmap for semiconductors (ITRS) symposium","volume-title":"Journal of electronic materials","author":"Ravindra"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref30","article-title":"Load value approximation","volume-title":"International Symposium on Microarchitecture (MICRO)","author":"San"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324549"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref34","article-title":"Low precision arithmetic for deep learning","author":"Courbariaux","journal-title":"arXiv:1412.7024, 2014"},{"key":"ref35","article-title":"Deep learning with limited numerical precision","author":"Gupta","year":"2015","journal-title":"arXiv:1502.02551"},{"key":"ref36","article-title":"Learning both weights and connections for efficient neural networks","author":"Han","year":"2015","journal-title":"arXiv:1506.02626"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503296"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772987"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2594291.2594294"},{"key":"ref40","article-title":"Uncertain<T>: A first-order type for uncertain data","author":"Bornholt","year":"2014","journal-title":"Architectural Support for Programming Languages and Operating Systems (ASPLOS)"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783744.pdf?arnumber=7783744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T04:55:02Z","timestamp":1792126502000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783744","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}