{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T11:02:20Z","timestamp":1750503740068},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783746","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-12","source":"Crossref","is-referenced-by-count":24,"title":["The Bunker Cache for spatio-value approximation"],"prefix":"10.1109","author":[{"given":"Joshua San","family":"Miguel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Albericio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.54"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665742","article-title":"EOLE: Paving the way for an effective implementation of value prediction","author":"perais","year":"2014","journal-title":"Proc of the International Symposium on Computer Architecture"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref28","article-title":"FeS2: a full-system execution-driven simulator for x86","author":"neelakantam","year":"2008","journal-title":"Poster Presented at ASPLOS"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744311"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"journal-title":"Technical Report of Sun Microsystems","article-title":"UltraSPARC T2 supplement to the Ultra- SPARC architecture 2007","year":"2007","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750371"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991130"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches ” Technical Report HPL-2009–85 HP Labs","year":"2009","author":"muralimanohar","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056066"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref13","article-title":"Neural acceleration for general-purpose approx-imate programs","author":"esmaeilzadeh","year":"2012","journal-title":"Micro"},{"key":"ref14","article-title":"Drowsy caches: simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"ISCA"},{"journal-title":"Speculative execution based on value prediction ” Technion - Israel Institute of Technology EE Department Technical Report 1080","year":"1996","author":"gabbay","key":"ref15"},{"key":"ref16","first-page":"81","article-title":"Bypass and insertion algorithms for exclusive last-level caches","author":"gaur","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"article-title":"Learning both Weights and Connections for Efficient Neural Networks","year":"2015","author":"han","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657030"},{"key":"ref4","article-title":"PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual","author":"barker","year":"2013","journal-title":"Northwest Nat Lab and Georgia Tech Res Inst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"journal-title":"Improving context-based load value prediction","year":"2000","author":"burtscher","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541958"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807407"},{"journal-title":"Load value prediction using prediction outcome histories ” University of Colorado CS Department Technical Report CU-CS-873–98","year":"1998","author":"burtscher","key":"ref7"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628110"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2836168"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.3"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref44","article-title":"Texture cache approximation on GPUs","author":"sutherland","year":"2015","journal-title":"WAX"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2016,10,15]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783746.pdf?arnumber=7783746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T00:37:28Z","timestamp":1658191048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783746","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}