{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T05:48:03Z","timestamp":1792129683151,"version":"4.4.0"},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783746","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-12","source":"Crossref","is-referenced-by-count":25,"title":["The Bunker Cache for spatio-value approximation"],"prefix":"10.1109","author":[{"given":"Joshua San","family":"Miguel","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jorge","family":"Albericio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"UltraSPARC T2 supplement to the Ultra- SPARC architecture 2007","year":"2007","journal-title":"Sun Microsystems, Tech. Report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1809028.1806620"},{"key":"ref4","article-title":"PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual","author":"Barker","year":"2013","journal-title":"Pacific Northwest National Laboratory and Georgia Tech Research Institute"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/2541940.2541958","article-title":"Uncertain<T>: A first-order type for uncertain data","volume-title":"ASPLOS","author":"Bornholt"},{"key":"ref6","volume-title":"Improving context-based load value prediction","author":"Burtscher","year":"2000"},{"key":"ref7","volume-title":"Load value prediction using prediction outcome histories,\u201d University of Colorado, CS Department Technical Report CU-CS-873\u201398","author":"Burtscher","year":"1998"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807407"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2248487.2151008"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2013.28"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref15","volume-title":"Speculative execution based on value prediction,\u201d Technion - Israel Institute of Technology, EE Department Technical Report 1080","author":"Gabbay","year":"1996"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000075"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref18","article-title":"Learning both Weights and Connections for Efficient Neural Networks","author":"Han","year":"2015"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657030"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750371"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991130"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056066"},{"key":"ref26","volume-title":"CACTI 6.0: A Tool to Model Large Caches,\u201d Technical Report HPL-2009\u201385, HP Labs","author":"Muralimanohar","year":"2009"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744311"},{"key":"ref28","article-title":"FeS2: a full-system execution-driven simulator for x86","volume-title":"poster presented at ASPLOS","author":"Neelakantam"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370870"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853205"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1993316.1993518"},{"key":"ref35","doi-asserted-by":"crossref","DOI":"10.1145\/2540708.2540712","article-title":"Approximate storage in solid-state memories","volume-title":"Proc. Int. Symp. Microarchitecture","author":"Sampson"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830790"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001195"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.20"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.3"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165152"},{"key":"ref44","article-title":"Texture cache approximation on GPUs","volume-title":"WAX","author":"Sutherland"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628110"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597655"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2836168"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/384264.379235"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783746.pdf?arnumber=7783746","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T05:17:12Z","timestamp":1792127832000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783746\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783746","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}