{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:40:54Z","timestamp":1780674054955,"version":"3.54.1"},"reference-count":48,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783751","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-12","source":"Crossref","is-referenced-by-count":88,"title":["Co-designing accelerators and SoC interfaces using gem5-Aladdin"],"prefix":"10.1109","author":[{"given":"Yakun Sophia","family":"Shao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sam Likun","family":"Xi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijayalakshmi","family":"Srinivasan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750374"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927432"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001431"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541942"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835965"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540747"},{"key":"ref34","article-title":"Unified Memory in CUDA 6","author":"harris","year":"2013"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"SIGArch Computer Architecture News"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333722"},{"key":"ref13","article-title":"Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures","author":"shao","year":"2014","journal-title":"ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372595"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.36"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485944"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844457"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.25"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522332"},{"key":"ref5","article-title":"Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators","author":"reagen","year":"2016","journal-title":"ISCA"},{"key":"ref8","article-title":"Disrupting the Data Center to Create the Digital Services Economy","author":"bryant","year":"2014","journal-title":"Intel Announcement"},{"key":"ref7","article-title":"POWER8 Processor","author":"stuecheli","year":"2013","journal-title":"HOTCHIPS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435266"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2200\/S00677ED1V01Y201511CAC034"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816019"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750421"},{"key":"ref48","article-title":"gem5-gpu: A Heterogeneous CPU-GPU Simulator","author":"power","year":"2014","journal-title":"Computer Architecture Letters"},{"key":"ref22","article-title":"TI OMAP Applications Processors","year":"0"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830819"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1145\/2370816.2370872","article-title":"Hardware Acceleration in the IBM PowerEN Processor: Architecture and Performance","author":"anil krishna","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref42","article-title":"Toward Cache-Friendly Hardware Accelerators","author":"shao","year":"2015","journal-title":"Sensors and Cloud Architectures Workshop (HPCA)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.60"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024938"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2013.2280090"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0559"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830800"},{"key":"ref25","article-title":"Mach- Suite: Benchmarks for Accelerator Design and Customized Architectures","author":"reagen","year":"2014","journal-title":"IISWC"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783751.pdf?arnumber=7783751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T00:30:19Z","timestamp":1658190619000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783751\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783751","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}