{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:53:47Z","timestamp":1729648427760,"version":"3.28.0"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783752","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-14","source":"Crossref","is-referenced-by-count":10,"title":["Chainsaw: Von-neumann accelerators to leverage fused instruction chains"],"prefix":"10.1109","author":[{"given":"Amirali","family":"Sharifian","sequence":"first","affiliation":[]},{"given":"Snehasish","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Apala","family":"Guha","sequence":"additional","affiliation":[]},{"given":"Arrvindh","family":"Shriraman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1145\/1669112.1669172"},{"key":"ref38","first-page":"97","article-title":"Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures","author":"shao","year":"2014","journal-title":"Proc of the 41st ISCA"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/IPDPS.2011.420"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/HPCA.2011.5749755"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/MICRO.2003.1253203"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1145\/1454115.1454140"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1145\/1064978.1065034"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"year":"0","article-title":"Macsim: Simulator for heterogeneous architecture - https:\/\/code.google.com\/p\/macsim\/","key":"ref35"},{"key":"ref34","first-page":"701","article-title":"Note on dilworths decomposition theorem for partially ordered sets","volume":"7","author":"fulkerson","year":"1956","journal-title":"Proc Amer Math Soc"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/LCA.2015.2476801"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MICRO.2012.37"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2540708.2540746"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1815961.1815968"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/HPCA.2014.6835968"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/2749469.2750380"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1736020.1736044"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/2155620.2155640"},{"key":"ref18","article-title":"An approach for implementing efficient superscalar CISC processors","author":"hu","year":"2006","journal-title":"Proc of the 12th HPCA"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/MICRO.2006.19"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1145\/2155620.2155675"},{"key":"ref4","article-title":"Performance evaluation of a DySER FPGA prototype system spanning the compiler, microarchitecture, and hardware implementation","author":"frericks","year":"2015","journal-title":"Software (ISPASS)"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/2830772.2830791"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/MM.2012.51"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2155620.2155623"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1007\/s11390-014-1426-9"},{"key":"ref5","article-title":"Efficient Path Profiling","author":"ball","year":"1996","journal-title":"Proc 1996 MIC"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/40.848473"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ASAP.2015.7245697"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1669112.1669160"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MICRO.2004.5"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2872362.2872412"},{"key":"ref20","first-page":"315","article-title":"Flexible compiler-managed 10 buffers for clustered vliw processors","author":"gibert","year":"2003","journal-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/545214.545224"},{"year":"2011","author":"balfour","article-title":"EFFICIENT EMBEDDED COMPUTING","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/349299.349320"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/MM.2005.107"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/HPCA.2013.6522339"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/1250662.1250686"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2016,10,15]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783752.pdf?arnumber=7783752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T14:51:44Z","timestamp":1568645504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783752","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}