{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:05:22Z","timestamp":1771614322369,"version":"3.50.1"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783755","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-13","source":"Crossref","is-referenced-by-count":29,"title":["Evaluating programmable architectures for imaging and vision applications"],"prefix":"10.1109","author":[{"given":"Artem","family":"Vasilyev","sequence":"first","affiliation":[]},{"given":"Nikhil","family":"Bhagdikar","sequence":"additional","affiliation":[]},{"given":"Ardavan","family":"Pedram","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Richardson","sequence":"additional","affiliation":[]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref38","volume":"180","author":"brown","year":"2012","journal-title":"Field-Programmable Gate Arrays"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903727"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-4699-6"},{"key":"ref34","article-title":"Design and optimization of a stencil engine","author":"brunhaver","year":"2015"},{"key":"ref10","first-page":"17","article-title":"Milbeaut image signal processing LSI chip for mobile phones","volume":"49","author":"komatsu","year":"2013","journal-title":"FUJITSU Sci Tech J"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref11","author":"martin","year":"2003","journal-title":"The TI OMAP platform approach to SoC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2009.7478360"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478809"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2005.387"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810535"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282614"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.12"},{"key":"ref19","article-title":"CES: Ceva recognizes gestures with new core","author":"merritt","year":"2012","journal-title":"EE Times"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485935"},{"key":"ref4","article-title":"Choosing the right DSP for high-resolution imaging in mobile and wearable applications","author":"desai","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11263-012-0589-5"},{"key":"ref6","article-title":"Silicon Hive breaks out","volume":"1","author":"halfhill","year":"2003","journal-title":"Microprocessor Report December"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2011.5981829"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.4"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"144:1","DOI":"10.1145\/2601097.2601174","article-title":"Darkroom: Compiling high-level image processing code into hardware pipelines","volume":"33","author":"hegarty","year":"2014","journal-title":"ACM Trans Graph"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"519","DOI":"10.1145\/2499370.2462176","article-title":"Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines","volume":"48","author":"kelley","year":"2013","journal-title":"SIGPLAN Not"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1364\/AO.52.000D22"},{"key":"ref9","article-title":"DIGIC processors explained","author":"angel","year":"2012","journal-title":"Canon Inc"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"86671","DOI":"10.1117\/12.2013581","article-title":"Lytro camera technology: theory, algorithms, performance analysis","volume":"8667","author":"georgiev","year":"2013","journal-title":"Proc SPIE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSC.2011.6042952"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-61730-2_13"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.5244\/C.2.23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref41","article-title":"Architectures and algorithms for field-programmable gate arrays with embedded memory","author":"wilton","year":"1997"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2008.275"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515707"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783755.pdf?arnumber=7783755","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T14:51:45Z","timestamp":1568645505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783755\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783755","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}