{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:04:08Z","timestamp":1725656648832},"reference-count":46,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783757","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-12","source":"Crossref","is-referenced-by-count":4,"title":["Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks"],"prefix":"10.1109","author":[{"given":"Dimitrios","family":"Skarlatos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renji","family":"Thomas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aditya","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shibin","family":"Qin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Pilawa-Podgurski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Wide I\/O 2 Standard","year":"2014","key":"ref39"},{"journal-title":"Wide I\/O SDR Standard","year":"2011","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref31","first-page":"624","article-title":"Under- standing voltage variations in chip multiprocessors using a distributed power-delivery network","author":"gupta","year":"2007","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref30","first-page":"332","article-title":"Mitigating inductive noise in SMT processors","author":"el-essawy","year":"2004","journal-title":"International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784471"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/ISLPED.2013.6629271","article-title":"Characterizing and evaluating voltage noise in multi-core near-threshold processors","author":"zhang","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/COBEP.2015.7420168"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref11","article-title":"FIVR - Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Twenty-Ninth Annual IEEE Applied Power Electronics Conference and Exposition (APEC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2457920"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"ref14","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2012.6251783"},{"key":"ref16","article-title":"Package and platform view of Intel's Fully In- tegrated Voltage Regulators (FIVR)","author":"burton","year":"2015","journal-title":"Tech Rep"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2368126"},{"journal-title":"Coilcraft 0603HP Datasheet Coilcraft Inc","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446054"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"article-title":"SESC Simulator","year":"2005","author":"renau","key":"ref27"},{"key":"ref3","article-title":"Die Stacking (3D) Microarchi-tecture","author":"black","year":"2006","journal-title":"IEEE International Symposium on Microarchitecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71601-5"},{"journal-title":"AnandTech","year":"0","key":"ref29"},{"journal-title":"Intel Corp","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750404"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853220"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024774"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref46","first-page":"1","article-title":"Tolerating the Consequences of Multiple EM-Induced $\\text{C4}$. Bump Failures","author":"zhang","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2006.220793"},{"journal-title":"SPEC CPU","year":"2006","key":"ref45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1969.16754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593180"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref41","article-title":"ArchFP: Rapid prototyping of pre-RTL floorplans","author":"faust","year":"2012","journal-title":"IEEE International Conference on VLSI and System-on-Chip"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.1616993"},{"journal-title":"Nas Parallel Benchmarks","year":"0","key":"ref44"},{"article-title":"High-Frequency and High-Performance VRM Design for the Next Generations of Processors","year":"2004","author":"yao","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"year":"2004","key":"ref25","article-title":"An-1205 electrical performance of packages"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","start":{"date-parts":[[2016,10,15]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783757.pdf?arnumber=7783757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:18:40Z","timestamp":1498371520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783757","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}