{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:57:15Z","timestamp":1767859035228,"version":"3.49.0"},"reference-count":56,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783761","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T22:11:05Z","timestamp":1482185465000},"page":"1-13","source":"Crossref","is-referenced-by-count":59,"title":["Delegated persist ordering"],"prefix":"10.1109","author":[{"given":"Aasheesh","family":"Kolli","sequence":"first","affiliation":[]},{"given":"Jeff","family":"Rosen","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Diestelhorst","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Saidi","sequence":"additional","affiliation":[]},{"given":"Steven","family":"Pelley","sequence":"additional","affiliation":[]},{"given":"Sihang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Peter M.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","DOI":"10.1145\/2366231.2337207","article-title":"Staged memory scheduling: schieving high performance and scalability in heterogeneous systems","author":"ausavarungnirun","year":"2012","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref38","article-title":"Barrier litmus tests and cookbook","year":"2009","journal-title":"ARM"},{"key":"ref33","article-title":"Persistency programming 101","author":"kolli","year":"2015"},{"key":"ref32","article-title":"ARM Architecture Reference Manual","author":"adve","year":"2007","journal-title":"ARM"},{"key":"ref31","article-title":"Armv8-a architecture evolution","year":"2016","journal-title":"ARM"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"ref37","doi-asserted-by":"crossref","DOI":"10.1145\/2594291.2594347","article-title":"Herding cats: Modelling, simulation, testing, and data-mining for weak memory","author":"alglave","year":"2014","journal-title":"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993520"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750378"},{"key":"ref34","article-title":"A tutorial introduction to the arm and power relaxed memory models","author":"luc","year":"2012"},{"key":"ref28","article-title":"Implications of cpu caching on byte-addressable non-volatile memory programming","author":"bhandari","year":"2012","journal-title":"Technical report of Hewlett Packard"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref2","article-title":"Hp and sandisk partner to bring storage-class memory to market","author":"world","year":"2015"},{"key":"ref1","article-title":"Intel and micron produce breakthrough memory technology","year":"2015","journal-title":"Intel and Micron"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555785"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250696"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/258492.258512"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1145\/307338.300993","article-title":"Is sc + ilp = rc?","author":"gniady","year":"1999","journal-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref25","article-title":"Two techniques to enhance the performance of memory consistency models","author":"gharachorloo","year":"1991","journal-title":"Proceedings of the International Conference on Parallel Processing"},{"key":"ref50","article-title":"Accelerating write by exploiting pcm asymmetries","author":"yue","year":"2013","journal-title":"Proceedings of the International Symposium on High Performance Computer Architecture"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974684"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063436"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.14778\/2735479.2735483"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"key":"ref40","article-title":"Atlas: A scalable and high-performance scheduling algorithm for multiple memory con-trollers","author":"kim","year":"2010","journal-title":"Proceedings of the International Symposium on High Performance Computer Architecture"},{"key":"ref11","article-title":"Atlas: leveraging locks for non-volatile memory consistency","author":"chakrabarti","year":"2014","journal-title":"Proceedings of the Conference on Object-Oriented Programming Systems Languages and Applications"},{"key":"ref12","article-title":"Persistence programming models for non-volatile memory","author":"boehm","year":"2015","journal-title":"Technical report of Hewlett Packard"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830805"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872381"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732960"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151018"},{"key":"ref18","article-title":"Procrastination beats prevention: Timely sufficient persistence for efficient crash resilience","author":"nawab","year":"2014","journal-title":"Technical report of Hewlett Packard"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/350853.350863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"ref3","article-title":"Intel architecture instruction set extensions programming reference (319433-022)","year":"2014","journal-title":"Intel"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540744"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.47"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522726"},{"key":"ref46","article-title":"Tpc benchmark b","year":"2010","journal-title":"T P P C (TPC)"},{"key":"ref45","article-title":"Telecom appli-cation transaction processing benchmark","author":"neuvonen","year":"2011"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749753"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541957"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","article-title":"Transactional memory","author":"harris","year":"2010"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783761.pdf?arnumber=7783761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T00:35:29Z","timestamp":1658190929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":56,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783761","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}