{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:39:23Z","timestamp":1772725163235,"version":"3.50.1"},"reference-count":53,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/micro.2016.7783764","type":"proceedings-article","created":{"date-parts":[[2016,12,19]],"date-time":"2016-12-19T17:11:05Z","timestamp":1482167465000},"page":"1-12","source":"Crossref","is-referenced-by-count":46,"title":["Continuous runahead: Transparent hardware acceleration for memory intensive workloads"],"prefix":"10.1109","author":[{"given":"Milad","family":"Hashemi","sequence":"first","affiliation":[]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[]},{"given":"Yale N.","family":"Patt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658635"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.49"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2005.1"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.11"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261383"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"ref35","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","author":"mutlu","year":"2008","journal-title":"ISCA-35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.10"},{"key":"ref28","author":"mutlu","year":"2006","journal-title":"Effcient Runahead Execution Processors"},{"key":"ref27","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Laboratories"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253243"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref21","article-title":"Design and evaluation of compiler algorithms for pre-execution","author":"kim","year":"2002","journal-title":"ASPLOS-10"},{"key":"ref24","article-title":"Dynamic helper threaded prefetching on the Sun Ultra-SPARC CMP Processor","author":"lu","year":"2005","journal-title":"MICRO-38"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref26","article-title":"Micron Technology MT41J512M4 DDR3 SDRAM Datasheet Rev. K","year":"2010"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref50","article-title":"MLP-aware runahead threads in a simultaneous multithreading processor","author":"van craeynest","year":"2009","journal-title":"HiPEAC-17"},{"key":"ref51","article-title":"Accelerating and adapting precomputation threads for effcient prefctching","author":"zhang","year":"2007","journal-title":"HPCA-13"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref52","article-title":"Dual-core execution: Building a highly scalable single-thread instruction window","author":"zhou","year":"2005","journal-title":"PACT'14"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"ref13","first-page":"696","article-title":"Buffer block prefetching method","volume":"20","author":"gindele","year":"1977","journal-title":"IBM Technical Disclosure Bulletin"},{"key":"ref14","author":"hashemi","year":"2016","journal-title":"On-chip mechanisms to reduce effective memory access latency"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830812"},{"key":"ref17","article-title":"The microarchitecture of the Pentium® 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal Q1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"ref19","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"ISCA-17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref3","article-title":"Speculative precomputation on chip multiprocessors","author":"brown","year":"2001","journal-title":"MTEAC-6"},{"key":"ref6","article-title":"Dynamic speculative precomputation","author":"collins","year":"2001","journal-title":"MICRO-34"},{"key":"ref5","article-title":"Generalized correlation-based hardware prefetching","author":"charney","year":"1995","journal-title":"Cornell Univ"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370865"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"ref48","article-title":"POWER4 system microarchitecture","author":"tendler","year":"2001","journal-title":"IBM Technical White Paper"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic job scheduling for a simultaneous multithreading processor","author":"snavely","year":"2000","journal-title":"ASPLOS-9"}],"event":{"name":"2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","location":"Taipei, Taiwan","start":{"date-parts":[[2016,10,15]]},"end":{"date-parts":[[2016,10,19]]}},"container-title":["2016 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7777315\/7783693\/07783764.pdf?arnumber=7783764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,21]],"date-time":"2023-08-21T06:39:09Z","timestamp":1692599949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7783764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/micro.2016.7783764","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}