{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:56:19Z","timestamp":1759146979857},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/mipro.2014.6859531","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T16:19:16Z","timestamp":1406737156000},"page":"51-55","source":"Crossref","is-referenced-by-count":4,"title":["Simulation study of aging in CMOS binary adders"],"prefix":"10.1109","author":[{"given":"Ting","family":"An","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lirida Alves","family":"de Barros Naviner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1016\/j.microrel.2011.06.054"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1016\/j.microrel.2011.12.029"},{"year":"1999","journal-title":"ELDO User Manual","key":"18"},{"key":"15","first-page":"213","article-title":"An evaluation of several two-summand binary adders","year":"1960","journal-title":"Electronic Computers IRE Transactions on"},{"year":"2000","author":"parhami","journal-title":"Computer Arithmetic Algorithms and Hardware Designs","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/IRETELC.1962.5407919"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/TC.1973.5009159"},{"year":"2012","key":"11"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1166\/jolpe.2012.1228"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/DATE.2008.4484862"},{"year":"2011","key":"2"},{"year":"1998","author":"zimmermann","journal-title":"Binary Adder Architectures for Cell-Based VLSI and Their Synthesis","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/T-ED.1985.21952"},{"key":"7","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISQED.2011.5770699"},{"year":"2008","author":"wang","journal-title":"Circuit Aging in Scaled CMOS Design Modeling Simulation and Prediction","key":"5"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/1146909.1147172"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1063\/1.323909"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/DFT.2013.6653596"}],"event":{"name":"2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","start":{"date-parts":[[2014,5,26]]},"location":"Opatija, Croatia","end":{"date-parts":[[2014,5,30]]}},"container-title":["2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6849597\/6859515\/06859531.pdf?arnumber=6859531","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:35:51Z","timestamp":1498152951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6859531\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/mipro.2014.6859531","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}