{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:37:45Z","timestamp":1725518265650},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/mipro.2014.6859719","type":"proceedings-article","created":{"date-parts":[[2014,7,30]],"date-time":"2014-07-30T12:19:16Z","timestamp":1406722756000},"page":"1024-1029","source":"Crossref","is-referenced-by-count":0,"title":["Performance-Occupation trade-off examination in custom processor design"],"prefix":"10.1109","author":[{"given":"Danko","family":"Ivosevic","sequence":"first","affiliation":[]},{"given":"Nikolina","family":"Frid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"19"},{"journal-title":"Virtex-5 FPGA Data Sheet DC and Switching Characteristics","year":"0","key":"22"},{"key":"17","first-page":"1030","article-title":"Predicting best design tradeoffs: A case study in processor customization","author":"zuluaga","year":"2012","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586135"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898279"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031318"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2009.118"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042903"},{"key":"11","first-page":"762","article-title":"Automated modeling of custom processors for DTC algorithm","author":"ivos?evic?","year":"2011","journal-title":"Proceedings of 34th International Convention MIPRO"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2013.6625209"},{"journal-title":"ISE Design Suite-Xilinx","year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.486272"},{"journal-title":"C to Verilog","year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2096437"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/862469"},{"journal-title":"The Transparent Language Popularity Index","year":"0","key":"7"},{"journal-title":"TIOBE programming community index","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.838992"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518072"},{"journal-title":"NISC Technology and Preliminary Results","year":"2005","author":"reshadi","key":"8"}],"event":{"name":"2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","start":{"date-parts":[[2014,5,26]]},"location":"Opatija, Croatia","end":{"date-parts":[[2014,5,30]]}},"container-title":["2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6849597\/6859515\/06859719.pdf?arnumber=6859719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:09:52Z","timestamp":1490270992000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6859719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/mipro.2014.6859719","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}