{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T11:24:43Z","timestamp":1747826683148,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/mixdes.2014.6872193","type":"proceedings-article","created":{"date-parts":[[2014,8,18]],"date-time":"2014-08-18T20:56:23Z","timestamp":1408395383000},"page":"241-246","source":"Crossref","is-referenced-by-count":9,"title":["Leakage Power Analysis attacks against a bit slice implementation of the Serpent block cipher"],"prefix":"10.1109","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simone","family":"Bongiovanni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Scotti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Trifiletti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/BF02294164"},{"key":"17","first-page":"443","article-title":"A unified framework for the analysis of side-channel key recovery attacks","author":"standaert","year":"2009","journal-title":"Proc of EUROCRYPT 2009"},{"journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"18"},{"key":"15","first-page":"172","article-title":"Masked dual-rail pre-charge logic: Dpa resistance without routing constraints","volume":"3659","author":"popp","year":"2005","journal-title":"Proc of CHES'05"},{"key":"16","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1007\/3-540-69710-1_15","article-title":"Serpent: A new block cipher proposal","volume":"1372","author":"biham","year":"1998","journal-title":"Lecture Notes in Computer Science (LNCS) of Fast Encryption Software"},{"key":"13","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards","author":"tiri","year":"2002","journal-title":"Proceedings of the 28th European Solid-State Circuits Conference ESSCIRC"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"11","article-title":"Analysis of lpa effectiveness on dpa resistant logic styles under process variations","author":"djukanovic","year":"0","journal-title":"IEEE International Symposium on Circuits and Systems 2011 (ISCAS 2011)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278350"},{"key":"21","first-page":"129","article-title":"A formal study of power variability issues and side-channel attacks for nanoscale devices","volume":"6632","author":"renauld","year":"2011","journal-title":"Proc of EUROCRYPT 2011"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464776"},{"key":"20","first-page":"354","article-title":"Prototype ic with wddl and differential routing-dpa resistance assessment","volume":"3659","author":"tiri","year":"2005","journal-title":"Proc of CHES '05"},{"key":"2","first-page":"16","article-title":"Correlation power analysis with a leakage model","volume":"3156","author":"brier","year":"2004","journal-title":"Proceedings of CHES 2004"},{"key":"1","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc of CRYPTO'99"},{"journal-title":"Analysis of Data Dependence of Leakage Current in CMOS Cryptographic Hardware Great Lake Symposium on VLSI (GSLVLSI 2007)","year":"2007","author":"giorgetti","key":"10"},{"key":"7","article-title":"A flip-flop for the dpa-resistant delay-based dual-rail pre-charge logic family","author":"bongiovanni","year":"2013","journal-title":"Proc Ofthe MIXDES 2013"},{"key":"6","article-title":"Security evaluation and optimization of the delay-based dual-rail pre-charge logic in presence of early evaluation of data","author":"bongiovanni","year":"2013","journal-title":"Proc of the International Conference on Security and Cryptography (SECRYPT)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2046505"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674866"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2019411"},{"journal-title":"Leakage Power Analysis of Cryptographic Devices Implemented in Nanometer CMOS Technologies","year":"2007","author":"giancane","key":"8"}],"event":{"name":"2014 21st International Conference \"Mixed Design of Integrated Circuits & Systems\" (MIXDES)","start":{"date-parts":[[2014,6,19]]},"location":"Lublin","end":{"date-parts":[[2014,6,21]]}},"container-title":["2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6862970\/6872137\/06872193.pdf?arnumber=6872193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:53:47Z","timestamp":1498157627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6872193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/mixdes.2014.6872193","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}