{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:28:41Z","timestamp":1729636121516,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/mixdes.2015.7208556","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T21:45:09Z","timestamp":1440107109000},"page":"426-430","source":"Crossref","is-referenced-by-count":0,"title":["Investigation of localized thermal vias for temperature reduction in 3D multicore processors"],"prefix":"10.1109","author":[{"given":"Piotr","family":"Zajac","sequence":"first","affiliation":[]},{"given":"Melvin","family":"Galicia","sequence":"additional","affiliation":[]},{"given":"Cezary","family":"Maj","sequence":"additional","affiliation":[]},{"given":"Andrzej","family":"Napieralski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2024716.2024718"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1669112.1669172"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/THERMINIC.2014.6972487"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/859618.859620"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/2228360.2228477"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1016\/j.mejo.2014.05.014"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/DATE.2009.5090885"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/HPCA.2007.346197"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1055137.1055171"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TCAD.2008.925793","article-title":"Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management","volume":"27","author":"zhu","year":"2008","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/TCAD.2006.870069"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2005.1560164"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MM.2007.59"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ISCA.2008.15"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/MM.2014.10"}],"event":{"name":"2015 MIXDES - 22nd International Conference \"Mixed Design of Integrated Circuits & Systems\"","start":{"date-parts":[[2015,6,25]]},"location":"Torun, Poland","end":{"date-parts":[[2015,6,27]]}},"container-title":["2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7168332\/7208464\/07208556.pdf?arnumber=7208556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T18:01:28Z","timestamp":1498240888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/mixdes.2015.7208556","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}