{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:36:43Z","timestamp":1725637003193},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/mixdes.2015.7208565","type":"proceedings-article","created":{"date-parts":[[2015,8,20]],"date-time":"2015-08-20T17:45:09Z","timestamp":1440092709000},"page":"470-475","source":"Crossref","is-referenced-by-count":1,"title":["Compact DC model of a JVeSFET transistor with reduced number of empirical parameters"],"prefix":"10.1109","author":[{"given":"Michal","family":"Staniewski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrzej","family":"Pfitzner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"151","article-title":"Vertical-Slit Field-Effect Transistor (VeSFET) – design space exploration and DC model","author":"pfitzner","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"key":"ref3","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"key":"ref10","article-title":"Junction Vertical Slit Field-Effect Transistor (JVeSFET) – Compact DC Model","author":"pfitzner","year":"2011","journal-title":"Proc 18th Int Conf MIXDES"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.820631"},{"year":"0","key":"ref11","article-title":"Sentaurus Device Users' Guide, Synopsys Inc."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.489425"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2014.6872210"},{"key":"ref8","first-page":"420","article-title":"DC Characteristics of Junction Vertical Slit Field-Effect Transistor (JVeSFET)","author":"pfitzner","year":"2009","journal-title":"Proc 16th Int Conf MIXDES"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2010.5873732"},{"key":"ref2","article-title":"Lithography and Associated Methods, Devices and Systems","author":"maly","year":"2012","journal-title":"Pub No US 8 259 286 B2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2014.6872217"},{"key":"ref1","article-title":"Integrated Circuit, Device, System, and Method of Fabrication","author":"maly","year":"2009","journal-title":"Pub No US 2009\/0321830"}],"event":{"name":"2015 MIXDES - 22nd International Conference \"Mixed Design of Integrated Circuits & Systems\"","start":{"date-parts":[[2015,6,25]]},"location":"Torun, Poland","end":{"date-parts":[[2015,6,27]]}},"container-title":["2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7168332\/7208464\/07208565.pdf?arnumber=7208565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:36:50Z","timestamp":1490377010000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7208565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/mixdes.2015.7208565","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}